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Resumo 
 
 
Devido ao rápido ritmo de desenvolvimento em tecnologias de hardware e 
software na área dos sistemas embebidos, torna-se cada vez mais necessário 
desenvolver aplicações com base em metodologias, que têm em conta a facilidade de 
futuras modificações, actualizações e melhorias no sistema concebido.  
De acordo com estes requisitos, este trabalho apresenta uma proposta de 
desenvolvimento baseada em tecnologias de computação reconfigurável aplicada ao 
desenvolvimento de aplicações para robôs móveis, em particular os seus actuadores. 
Este documento propõe uma partição entre hardware e software no sentido de 
tirar proveito máximo da riqueza de recursos disponíveis na placa Suzaku que inclui 
processador e FPGA. O software e o hardware desenvolvidos são estruturados em 
blocos independentes, através da implementação de uma arquitectura modular e 
expansível.  
O sistema proposto é utilizável em diversas aplicações e em particular em 
robótica móvel, sendo facilmente expansível e adaptável a outras aplicações. 
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Abstract 
 
 
Due to the fast innovation speed in the hardware and software technologies in the 
field of embedded systems, it becomes more and more necessary to develop applications 
based on methodologies which take into account the easiness of future modifications, 
updates and improvements in the designed system.  
According to these requirements, this work presents a development proposal based 
in reconfigurable computing applied to the development of applications for mobile 
robots, in particular actuators.  
This document proposes a partition between hardware and software to take 
maximum advantage of the wealth of resources available on the Suzaku board which 
includes processor and FPGA. The software and hardware developed are structured in 
independent blocks, through the implementation of a modular and expandable 
architecture.  
The proposed system is used in various applications and particularly in mobile 
robotics and is easily expandable and adaptable to other applications. 
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1. Introduction 
 
1.1. Motivation 
Reconfigurable computing is a promising research area that has recently stabilized 
and nowadays there are plenty of FPGAs (Field-Programmable Gate Array) with 
interesting tools at moderate costs making it possible to envisage a smallrobot with little 
number of components and hi flexibility that will deliver high performance in a broad 
spectrum of applications. 
1.2. Context 
The objective of this project is to analyze and validate the development of a robotic 
control system based on technologies for reconfigurable computing.  
This implies the development of PWM modules, Digital Outputs and General I/O 
controllers modules. This objective is too extensive and the time available for the 
preparation of this thesis does not allow the development of the whole system, so the 
focus of this project is the locomotion system. 
 The analysis of results and the analysis of the effort necessary for its development 
and the tools available, compared with current methods, will serve as an evaluation 
platform for the development of a complete robotic system control. 
The aim is therefore, apart from developing a locomotion system, to leave the way 
open for the future development of a complete robotic system control, through the 
structuring of a platform that allows the easy and orderly development of other control 
modules. 
1.3. Document Structure 
The different technological areas approached during the project development are 
organized into chapters, following the order in which they were addressed. 
In the chapter 2 the state of the art regarding robots with reconfigurable computing 
is shown. In this chapter the FPGA concept will be detailed as well as it’s applications 
and trend utilization analysis in the last years. The detailed analysis of the FPGA model 
used in this project it’s also done.  
The chapter 3 is dedicated to the requirements specifications and analyzes of the 
robotic locomotion system develop during this project with focus on the project 
framework that is a brushless DC motor driver development. 
The development steps, starting in the hardware and software design of the driver 
and finishing in its implementation, are described in the chapter 4. 
The development and validation methods as well as the performance analysis of the 
the developed project is described in the chapter 5.   
In the chapter 6 it’s verified if the project meets the initial specifications and the 
conclusions of the project are listed.  
This thesis ends with a list of sugestions to future development of the control and 
robotic system. 
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2. State of art - mobile robots with reconfigurable computing 
 
 
The configurable circuit, usually referred to as PLD, allows the user to change its 
configuration in order to implement different functions. Although not present the same 
performance than an ASIC, these devices enable a more flexible development. The 
ability to define, or redefine, their logic configuration at any time makes the 
development faster and more economically, avoiding the long cycle of manufacture of 
ASICS and cost associated with each iteration until the final product.  
The family of PLDs is still quite large as circuits including FPGAs, CPLDs or 
PALS. Among them, the most interesting for this project are the FPGAs because they 
posses a higher logic and performance density. 
 
2.1. FPGA - What is ? 
A field-programmable gate array (FPGA) is a semiconductor device that can be 
configured by the customer or designer after manufacturing, hence the name "field-
programmable". FPGAs are programmed using a logic circuit diagram or a source code 
in a hardware description language (HDL) to specify how the chip will work. They can 
be used to implement any logical function that an application-specific integrated circuit 
(ASIC) could perform, but the ability to update the functionality after shipping offers 
advantages for many applications. [20] 
FPGAs contain programmable logic components called "logic blocks", and a 
hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" 
somewhat like a one-chip programmable breadboard. Logic blocks can be configured to 
perform complex combinational functions, or merely simple logic gates like AND and 
XOR. In most FPGAs, the logic blocks also include memory elements, which may be 
simple flip-flops or more complete blocks of memory.[1] 
 
Historically, FPGAs have been slower, less energy efficient and generally achieved 
less functionality than their fixed ASIC counterparts. A combination of volume, 
fabrication improvements, research and development, and the I/O capabilities of new 
supercomputers have largely closed the performance gap between ASICs and 
FPGAs.[2] 
Advantages include a shorter time to market, ability to re-program in the field to fix 
bugs, and lower non-recurring engineering costs. Vendors can also take a middle road 
by developing their hardware on ordinary FPGAs, but manufacture their final version so 
it can no longer be modified after the design has been committed. 
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Xilinx claims that several market and technology dynamics are changing the 
ASIC/FPGA paradigm: [3] 
 
IC costs are rising aggressively 
ASIC complexity has bolstered development time and costs 
R&D resources and headcount is decreasing 
Revenue losses for slow time-to-market are increasing 
Financial constraints in a poor economy are driving low-cost technologies 
 
These trends make FPGAs a better alternative than ASICs for a growing number of 
higher-volume applications than they have been historically used for, which the 
company blames for the growing number of FPGA design starts (see History).[3] 
The primary differences between CPLDs and FPGAs are architectural. A CPLD has 
a somewhat restrictive structure consisting of one or more programmable sum-of-
products logic arrays feeding a relatively small number of clocked registers. The result 
of this is less flexibility, with the advantage of more predictable timing delays and a 
higher logic-to-interconnect ratio. The FPGA architectures, on the other hand, are 
dominated by interconnect. This makes them far more flexible (in terms of the range of 
designs that are practical for implementation within them) but also far more complex to 
design for. 
Another notable difference between CPLDs and FPGAs is the presence in most 
FPGAs of higher-level embedded functions (such as adders and multipliers) and 
embedded memories, as well as to have logic blocks implement decoders or 
mathematical functions. 
Some FPGAs have the capability of partial re-configuration that lets one portion of 
the device be re-programmed while other portions continue running.[20] 
 
2.2. Virtex II Pro 
 
The Virtex II Pro [4] are a family of FPGAs from Xilinx SRAM based technology. 
As can be seen in Figure 1, shows a nearly symmetrical structure. The CLBs columns 
are separated, with regular spacing, by a column of BRAMs, with a processor 
embedded on the left. 
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Figure 1 - VirtexII Global Architecture 
 
Each CLB consists of four cells divided into two columns, where each column has 
its own logic of transport as shown in Figure 2 (a). In Figure 2 (b) the logic in each 
Slice can be observed more closely. 
 
 
Figure 2 - Structure of a CLB (a) with a detailed view of a slice (b) (based on [6]) 
 
 
The matrix is organized in vertical channels of a bit of width and length proportional 
to the number of lines. This is the minimum structure that can be set [5].  
   MIEEC 2008/2009 
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Vectors are grouped in columns whose size varies according to Table 1.  
Figure 3 shows the allocation of different columns of the memory configuration for 
configurable resources. 
 
 
Table 1 - Types of columns configuration (based on [6]) 
 
 
 
Figure 3 - Organization of memory configuration (based on [6]) 
 
 
The change in memory configuration is done using Bitstream files.  
These files contain the configuration of one or more aspects of memory 
configuration, and may have some parameters associated with the address to which the 
vector is refered. The Bitstreams are specific to each type of FPGA. 
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2.3. Operating System 
 
The static optimization of resources is complicated. One more degree of freedom 
makes the control quite complex. Using an Operating System (OS) to control the 
resources is an option allowing the natural development of applications with a higher 
level of abstraction. Despite some loss in performance, increases both the potential 
flexibility and speed of the project are an added value, representing a good compromise. 
With the use of an OS you can develop new applications using known languages, 
software development, and linking software and hardware in a simple and productive 
way, optimizing the existing resources.  
The OS must support the processes of communication, such as Ethernet or RS232, 
to manage memory and control peripherals. Thus, designers can focus its attention on 
the functionality they intend to implement since the OS already recognizes the devices 
on the system. 
The use of known methods eases the adaptation to new systems and architectures 
allowing a faster adaptation to new users. Thus it is easier to adapt applications already 
developed for other systems, benefits of the model abstraction making available the OS.  
This layer of abstraction also allows increasing the portability of new applications.  
Because they use the methods provided by the OS, if there is a change in hardware 
is not necessary to rewrite the application code, just change the driver for that module if 
necessary. Thus it minimizes the dependence on a specific model of FPGA either during 
development or after production. [21] 
 
2.4. Linux 
 
The GNU / Linux [7] is an open source OS that supports many target platforms. The 
PowerPCs embedded in the Xilinx FPGAs are no exception. These processors are 
supported in kernel versions 2.4 and 2.6. The currently recommended version is the 2.6 
and is the one with further development, while in the 2.4 only corrections of bugs was 
done.  
The use of Linux allows the use of "common" tools as compilers and debuggers, 
enabling new projects to adapt quickly to the new system development. For example, 
you can run a terminal via serial port, in the FPGA to control the various execution 
processes. 
The Xilinx initiated a project [8] which aims to test and develop code in support of 
their platforms to GNU / Linux. In the process of testing are drivers for peripherals 
GPIO, I2C, SPI and USB. 
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2.5. FPGA utilization trend 
 
Reconfigurable computing is a promising research area that has recently stabilized 
and nowadays there are plenty of FPGAs with interesting tools at moderate costs 
making it possible to envisage a small robot with little number of components and hi 
flexibility that will deliver high performance in a broad spectrum of applications. 
In the last decade, it has become aparent that embedded systems are integral parts of 
our every day lives. The wireless nature of many embedded applications as well as their 
omnipresence has made the need for security and privacy preserving mechanisms 
particularly important.  
An increasing interest in the design of mobile robots has been observed in recent 
years, which is mainly motivated by technological advances that may allow their 
application to consumer markets, in addition to industrial areas. Although sophisticated 
techniques have been developed, choosing the appropriate hardware-software 
partitioning and programming robot functions are still very complex tasks. Current 
approaches often involve the design and implementation of hardwired solutions, with 
the associated problems of a long development cycle, and little flexibility to deal with 
changing requirements[22].  
FPGAs has gained interest on robotics and mobile robotics applications due to their 
flexibility to implement from glue logic, up to complete embedded systems for robot 
control and high level processing. The synergy between robotics and reconfigurable 
computing is opening new research and application opportunities to build better and 
more intelligent robots. The special Reconfig track on FPGAs for robotics is aimed to 
research related to any aspect of Robotics where FPGA and Reconfigurable logic can 
have an impact. Topics include, but are not limited to[23]: 
 
• Reconfigurable Computing and FPGAs in Mobile Robotics 
• FPGA based platforms for robotics  
• Robot navigation architectures 
• Robot map creation architectures 
• Robot protocol and communications 
• Bioinspired sensing and controlling architectures implemented on FPGA 
• Modular robotics 
• Robotic control 
• Vision processors based on FPGA  
 
 
Mobile robots have been the central focus of many research works in recent years. 
Those works have allowed important advances in areas such as algorithms for machine 
learning and probabilistic models, which can be used to deal with the uncertainty 
associated with the environment which the robot will interact with, and the data 
received via sensors. 
Although progress has been made, the task of programming a robot is still very 
complex and time consuming.  
The use of ASICs for this purpose implies a lack of flexibility and a long 
development cycle, which are unacceptable restrictions for several application domains. 
An alternative to ASICs consists of a hardware model based on FPGAs [22].  
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There are two primary methods in conventional computing for the execution of 
algorithms. The first is to use hardwired technology, either an ASIC or a group of 
individual components forming a board-level solution, to perform the operations in 
hardware. ASICs are designed specifically to perform a given computation, and thus 
they are very fast and efficient when executing the exact computation for which they 
were designed. However, the ASIC circuitry cannot be altered after fabrication. This 
forces a redesign and refabrication of the chip if any part of its circuit requires 
modification. This is an expensive process, especially when one considers the 
difficulties in replacing ASICs in a large number of deployed systems. Board-level 
circuits are also somewhat inflexible, frequently requiring a board redesign and 
replacement in the event o changes to the application [24]. 
The second method is to use software - programmed microprocessors / 
microcontrollers - a far more flexible solution. Processors execute a set of instructions 
to perform a computation. By changing the software instructions, the functionality of 
the system is altered without changing the hardware. With the help of the OS, several 
tasks can be multiprocessed in a manner that only sometimes can be considered 
simultaneous [24]. 
However, the downside of this flexibility is that the performance can suffer, if not in 
clock speed then in work rate, and is far below that of an ASIC. The processor must 
read each instruction from memory, decode its meaning, and only then execute it. This 
results in a high execution overhead for each individual operation [24]. 
Additionally, the set of instructions that may be used by a program is determined at 
the fabrication time of the processor.  Any other operations that are to be implemented 
must be built out of existing instructions. Reconfigurable computing is intended to fill 
the gap between hardware and software, achieving potentially much higher performance 
than software, while maintaining a higher level of flexibility than hardware. 
Reconfigurable devices, including FPGAs, contain an array of computational elements 
whose functionality is determined through multiple programmable configuration bits. 
These elements, sometimes known as logic blocks, are connected using a set of routing 
resources that are also programmable. In this way, custom digital circuits can be 
mapped to the reconfigurable hardware by computing the logic functions of the circuit 
within the logic blocks, and using the configurable routing to connect the blocks 
together to form the necessary circuit. FPGAs and reconfigurable computing have been 
shown to accelerate a variety of applications [24].  
In order to achieve these performance benefits, yet support a wide range of 
applications, reconfigurable systems are usually formed with a combination of 
reconfigurable logic and a general-purpose microprocessor. The processor performs the 
operations that cannot be done efficiently in the reconfigurable logic, such as data-
dependent control and possibly memory accesses, while the computational cores are 
mapped to the reconfigurable hardware. This reconfigurable logic can be composed of 
either commercial FPGAs or custom configurable hardware [25]. 
Compilation environments for reconfigurable hardware range from tools to assist a 
programmer in performing a hand mapping of a circuit to the hardware, to complete 
automated systems that take a circuit description in a high-level language to a 
configuration for a reconfigurable system [25]. 
The design process involves first partitioning a program into sections to be 
implemented on hardware, and those which are to be implemented in software on the 
host processor. The computations destined for the reconfigurable hardware are 
synthesized into a gate level or register transfer level circuit description [25].  
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This circuit is mapped onto the logic blocks within the reconfigurable hardware 
during the technology mapping phase. These mapped blocks are then placed into the 
specific physical blocks within the hardware, and the pieces of the circuit are connected 
using the reconfigurable routing. After compilation, the circuit is ready for 
configuration onto the hardware at run-time. These steps, when performed using an 
automatic compilation system, require very little effort on the part of the programmer to 
utilize the reconfigurable hardware. However, performing some or all of these 
operations by hand can result in a more highly optimized circuit for performance-critical 
Applications. Since FPGAs must pay an area penalty because of their reconfigurability, 
device capacity can sometimes be a concern. Systems that are configured only at 
powerup are able to accelerate only as much of the program as will fit within the 
programmable structures. Additional areas of a program might be accelerated by reusing 
the reconfigurable hardware during program execution. This process is known as run-
time reconfiguration (RTR). While this style of computing has the benefit of allowing 
for the acceleration of a greater portion of an application, it also introduces the overhead 
of configuration, which limits the amount of acceleration possible. Because 
configuration can take milliseconds or longer, rapid and efficient configuration is a 
critical issue. Methods such as configuration compression and the partial reuse of 
already programmed configurations can be used to reduce this overhead [25]. 
 
2.6. Applications 
 
Applications of FPGAs include digital signal processing, software-defined radio, 
aerospace and defense systems, ASIC prototyping, medical imaging, computer vision, 
speech recognition, cryptography, bioinformatics, computer hardware emulation, radio 
astronomy and a growing range of other areas [20]. 
FPGAs originally began as competitors to CPLDs and competed in a similar space, 
that of glue logic for PCBs. As their size, capabilities, and speed increased, they began 
to take over larger and larger functions to the state where some are now marketed as full 
systems on chips (SoC). Particularly with the introduction of dedicated multipliers into 
FPGA architectures in the late 1990s, applications, which had traditionally been the sole 
reserve of DSPs, began to incorporate FPGAs instead.[9][10] 
FPGAs especially find applications in any area or algorithm that can make use of 
the massive parallelism offered by their architecture. One such area is code breaking, in 
particular brute-force attack, of cryptographic algorithms. 
FPGAs are increasingly used in conventional high performance computing 
applications where computational kernels such as FFT or Convolution are performed on 
the FPGA instead of a microprocessor. 
The inherent parallelism of the logic resources on an FPGA allows for considerable 
computational throughput even at a low MHz clock rates. The flexibility of the FPGA 
allows for even higher performance by trading off precision and range in the number 
format for an increased number of parallel arithmetic units. This has driven a new type 
of processing called reconfigurable computing, where time intensive tasks are offloaded 
from software to FPGAs. 
The adoption of FPGAs in high performance computing is currently limited by the 
complexity of FPGA design compared to conventional software and the extremely long 
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turn-around times of current design tools, where 4-8 hours wait is necessary after even 
minor changes to the source code [20]. 
Traditionally, FPGAs have been reserved for specific vertical applications where the 
volume of production is small. For these low-volume applications, the premium that 
companies pay in hardware costs per unit for a programmable chip is more affordable 
than the development resources spent on creating an ASIC for a low-volume 
application. Today, new cost and performance dynamics have broadened the range of 
viable applications [20]. 
 
2.7. Tools – Hardware Programming Languages (for FPGAs) 
 
To define the behaviour of the FPGA, the user provides a hardware description 
language (HDL) or a schematic design. The HDL form might be easier to work with 
when handling large structures because it's possible to just specify them numerically 
rather than having to draw every piece by hand. On the other hand, schematic entry can 
allow for easier visualisation of a design [20]. 
The most common HDLs are VHDL and Verilog, although in an attempt to reduce 
the complexity of designing in HDLs, which have been compared to the equivalent of 
assembly languages, there are moves to raise the abstraction level through the 
introduction of alternative languages [20]. 
To simplify the design of complex systems in FPGAs, there exist libraries of 
predefined complex functions and circuits that have been tested and optimized to speed 
up the design process. These predefined circuits are commonly called IP cores, and are 
available from FPGA vendors and third-party IP suppliers (rarely free and typically 
released under proprietary licenses). Other predefined circuits are available from 
developer communities such as OpenCores (typically free, and released under the GPL, 
BSD or similar license), and other sources [20]. 
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3.  Robotic Systems and Actuators 
 
3.1. Project Framework 
As an application goal, the fire fighting contest was chosen for ease of deployment 
and because it is now considered somewhat of a standard test for robotics performance. 
The mentioned contest started in Trintiy College[14] and has also been ported to a low 
cost but very interesting similar competition at a local level, namely the fire fighting at 
Instituto Politécnico da Guarda[15]. 
As refered in the Introduciton chapter the focus of this project is to develop a 
locomotion system in order to evaluate the future developments of IPs to control full 
robotic systems.  
3.2. Starting Point of the presented work 
At the time this work started, some components were alredy chosen and a prototype 
was somewhat assembled. 
Many decisions for the workings of the robot had already been made such as the 
configuration, sensors and actuators (see figure 28).  
The current work will focus on the actuators for the mentioned robot. The complex 
part of the actuators is, of course, the control of the movement of the robot. 
The locomotion system controller will be developed in a wheelchair type robot, 
mentioned in the chapter 5, with brushless DC (BLDC) motors. For this reason a driver 
for a brushless DC motor will be the developing focus of this project. 
3.3. Requirements analysis 
There is no need for any type of advanced drives. It would be interesting to allow 
the robot maneuver in tight corridors and to be able to turn around himself, due to this 
requirement a driver with high movement precision is needed. Although interesting, 
speed is not essential and a maximum of 0.5 m/s is perfectly acceptable.  
 
Identified actuators  in the robotic system are: 
 
 Geared Electrical Motors – typically DC motor, brushless type 
 Extinguisher Devices – motor for water sprinkler or fans or hobby servo's 
 
 
As referred above the focus of the project will be the development of a driver to 
control the bushless DC motor. The system to develop will control a wheelchair robot 
type, this means that the development of two drivers is needed. 
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3.4. Global architecture 
FPGA
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Figure 4 - Locomotion system (Global Overview) 
 
3.5. Requirements specification 
3.5.1. Brushless driver control 
 
The motor is commutated based on the signals given by the Hall Sensors mounted at 
various positions inside the motor. Hall outputs change every 60 electrical degrees. The 
state of the control switches and the Hall sensor signals are scanned continuously. A 
new voltage vector / control trajectory is applied to the BLDC motor based on the Hall 
sensor signal conditions. This mechanism is known as commutation.  
 
Figure 5 - Push-Pull Stages of a 3-Phase BLDC Drive 
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3.5.2. Sensored Drive – Hall Effect Sensors  
 
The Hall position sensors sense the actual rotor position. The Hall outputs are 
monitored by the controller and appropriate commutation sequence is applied to assist 
in commutating the motor. The speed of the motor is varied by making use of PWM 
outputs on the output voltages. Typically there are three Hall effect sensors provided 
inside the motor. The three sensors comprise six states: 001, 010, 011, 100, 101, and 
110. Six steps are required to perform one complete electrical cycle. The electrical-to-
mechanical ratio is based on the pole pairs inside the motor. Each state corresponds to 
the actual rotor position inside the motor. This determines the required direction of 
voltage vector based on the direction in which the rotor needs to be moved. A vector 
table is generated for the sensor state and the next commutation sequence.  
 
 
Figure 6 - Commutation Using Hall Sensors 
 
 
 
Figure 7 - External MOSFET Bridge Circuit for Commutation 
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3.5.3. Speed Control 
The speed of the motor is directly proportional to the applied voltage. By varying 
the average voltage across the windings, the RPM can be altered. This is achieved by 
altering the duty cycle of the base PWM signal. Maximum speed is achieved when 
PWM is OFF. In that case, the MOSFETs are ON for 100% of the commutation period. 
When PWM is turned ON, the speed is proportional to the duty cycle setting.  
 
3.5.4. BLDC Control State Machine  
 
Figure 8 - BLDC Control State Machine 
 
3.5.5. Control Waveforms  
 
In this case the PWM signal is applied only to the high side of the MOSFET pair, 
while the low side is driven for 100% of the commutation period. 
 
 
Figure 9 - PWM Waveforms 
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3.5.6. Brushless Motor 
 
Motor choice is based on power density, efficiency, size restrictions together with 
gearbox and cost. 
The choice was motor EC45 Flat Sensor 50W KL (251601) and gearbox GP 042C 
(203115), 7.5Nm, 2St, KL. The motor is high power and includes hall sensors and 
connects integrally to a robust ceramic lightweight planetary gearbox with large stall 
torque (7 Nm), reduction 12:1.  
 
3.5.6.1. Motor characteristics 
 
 
Table 2 - Motor EC45 Flat Sensor 50W KL characteristics 
 Values at nominal voltage
Nominal voltage 24 
No load speed (rpm) 6700 
No load current (mA) 201 
Nominal speed (rpm) 5260 
Nominal torque (max. continuous torque) (mNm) 84.3 
Nominal current (max. continuous current) (A) 2.36 
Stall torque (mNm) 822 
Starting current (A) 24.5 
Max. efficiency % 83 
 
 
 
 
Graphic 1 - Motor EC45 Flat Sensor 50W KL (rpm vs mNm vs A) 
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4. Implementation 
 
4.1. Hardware & Software Design Using Suzaku Board 
 
Recent FPGAs present large “programming” capacities. In order to have large 
capacity at inexpensive prices, the packaging of these chips is often BGA that are 
impractical to build in-house PCBs and thus many development boards with FPGAs are 
available that transform FPGA plus interesting spare electronics into rapid prototyping 
boards. In this project one of these boards is used. 
 
 
Figure 10 - Suzaku-V board 
 
The Virtex II Pro is a powerful FPGA + PowerPC in the same chip, implementing a 
particularly powerful combination of common usage processor (the PowerPC 405) and 
a FPGA fully available for programming user logic.  
The Suzaku-V SZ310-U00 board was chosen to develop the software and hardware 
applications that will control the robot. The board includes the Virtex II Pro, memory, 
flash and ethernet on board in a credit card sized board. It is possible to develop 
dedicated hardware using a HDL (VHDL or Verilog) for the FPGA that communicates 
with the PowerPC inside the same chip. By using the rich array of IP cores offered by 
Xilinx and other third parties, it is easy to add required functionality. 
The SUZAKU board has 70 free, configurable, I/O pins. From the network protocol 
stack to the file system, SUZAKU are provided with a proven and stable operating 
system. The SUZAKU-V makes use of a standard Linux kernel 2.6 releases and uses 
standard ELF executables. 
From device drivers to server applications, it is possible to utilize the wide range of 
open source Linux compatible software resources. Use of this proven and stable 
software will shorten development time. The combination of the LAN interface 
(10BASE-T/100BASE-TX) and Linux's TCP/IP protocol stack makes it easy to develop 
network ready devices. 
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Table 3 - Suzaku-V board specifications 
 SZ310-U00  
FPGA Device  Xilinx Virtex-II Pro (XC2VP4) 
FPGA Clock 3.703 MHz 
CPU Core  PowerPC405  
CPU Clock  265.4208MHz  
DRAM  SDRAM 32MB  
Flash Memory  8MB  
Ethernet  10BASE-T/100BASE-TX  
User I/O pins  70  
Serial Port  FPGA intemal 1ch (RS232C) 
Timer  PowerPC internal timer  
Configuration  TE7720  
Dimentions  Board Size: 72×47 [mm]  
Power Supply  3.3V +/- 3%  
Power Consumption(Typ.) 1.5W 
Operating Temperatures  0 ~ 60 ° C  
Supplied Operating System Linux 2.6  
 
The advantages are clear: full speed for the CPU and a full FPGA free to program at 
the expense of using a slightly higher priced chip. Additional advantages is that full 
speed communications between FPGA and processor is possible because they are inside 
the same packaging and external IO pins may be routed though the FPGA as if they 
were internal to the PPC. 
 
 
4.2. Tools - Development for the PowerPC under Linux 
The Suzaku-V uses a full standard Linux kernel 2.6.xx and as such, device drivers 
and normal programming tools can be used. Compiled programs can be stored in flash 
and executed upon boot. 
The cross compile tools (to PowerPC) were installed inside a VMWare image in 
order to shorten installation times for the tool chain. 
The Linux development tools are C-Language GCC cross compiler to PowerPC. 
 
4.2.1. Software Development Environment 
The software development environment provided with the SUZAKU series boards 
consists of three tools:  
ATDE, the GNU cross development tools and Linux-distribution.  
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4.2.1.1. ATDE 
 
 
Figure 11 - (ATDE) Atmark Techno Development Environment 
 
Atmark Techno Development Environment (ATDE) is a VMware virtual machine 
data image which provides a development environment for the SUZAKU series boards. 
The image includes a Linux desktop environment along with the GNU cross 
development tools and other necessary development tools preinstalled. By using ATDE, 
it is no longer necessary to spend time setting up a development PC and installing the 
various required tools. ATDE can be used with VMware Player.  
 
4.2.1.2. GNU Cross Development Tools 
 
Kernels and applications to be run on the SUZAKU series boards can be built using 
the cross compiler and other tools included in the GNU cross development tool chain.  
 
4.2.1.3. Linux-distribution 
 
Product development, involving both application and kernel development, can be 
carried out using Linux-distribution. Linux-distribution not only provides the ability to 
customize kernels and make application selections, but can also be used to build image 
files to be written to the board Flash memory with a single command. With Linux-
distribution, it is simple to customize SUZAKU boards in order to produce final 
products. 
 
4.3. FPGA Development 
This project used the standard Xilinx tools: Xilinx Platform Studio, Xilinx ISE, 
Xilinx EDK and modelSim simulator. 
Programming uses netflash and hermitt tools, supplied by Atmark, the Suzaku 
manufacturers. 
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Figure 12 - Hardware development top view 
 
Many Intellectual Property (IP) cores are available for FPGAs that can be connected 
to these devices, example from Xilinx and from http://www.opencores.org/. These cores 
offer additional functionalities to the system. 
 
 
Figure 13 - Tools used for Software & Hardware development 
 
The usage of the software tools has some setup time as there are many types of view 
for the same system (see Figure 14). Highlights for this interface is the easiness to see 
the processor buses (Processor local bus – PLB and On-Chip peripheral Bus – OPB) 
and the catalogue of Intellectual Properties (IPs) that can be added to the system. 
 
 
Figure 14 - Commented interface for the XPS project 
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4.4. FPGA+ PowerPC Control System Development 
The control system was developed based on the architecture designed on the figure 
15. 
The system was distributed by the low and high level layers. The main property of 
the applications developed in the high level layer is the high calculation capacity but 
less actuation speed when compared to the applications developed in the low level layer.  
The control applications were distributed by these layers based on the properties 
above mentioned. 
In the following figure the high and the low level layers are respectively referred as 
the User Space and the FPGA area. 
 
 
Figure 15 - Control System Global Architecture 
 
In the high level the goal is to develop a control/decision application in the 
PowerPC capable of communicate with the FPGA IP cores.  
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The long term goal of this project is to develop IPs, in the low level layer, with the 
capacity to control the full robotic system, this means IPs capable of controlling 
actuators like DC motors, servos and motors for water sprinkler. 
 
 
Figure 16 - Global Architecture with - IPs to full robotic control system 
 
As refered in the sub-chapter 3.1 the focus of this project is to develop a IP core 
capable of controlling a brushless Motor.  
 
 
Figure 17 - Brushless Driver IP Global Architecture 
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From the PowerPC application the user only sends the reference velocity to the 
Brushless driver IP core. The velocity control loop is implemented in the FPGA 
hardware due to the main property of the applications developed in these layers that is 
the high actuation speed (see figure 18). Future work will include receiving [velocity 
and angular velocity] and driving together a pair of BLDC motors. 
 
O
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Figure 18 - Brushless Driver IP – Velocity control loop 
 
 
For the communication between PowerPC application and the FPGA IP core a 
Linux Device Driver development is needed. 
 
 
4.5. Hardware/IP Development in the FPGA 
The goal of the IP developed in the FPGA is to drive a brushless motor. 
This IP is able to read the digital signal generated by the hall sensors available in the 
brushless motor and based on the number of impulses the IP is capable to estimate the 
motor velocity and keep it in a register that will be accessible from the PowerPC. 
The PID block implemented in the IP guarantee that the motor runs at the reference 
velocity sent by the PowerPC application. 
The FPGA signal level is 3.3V and is quite vulnerable to problems in the power 
circuit.  For safety, voltage adaptation, current adaptation and isolation purposes, the 
TLP2630 optocoupler is used. 
The steps to develop an IP project on the FPGA are detailed in the Appendix A.  
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4.5.1. IP Block Diagram – Global View 
 
The IP was developed using the XPS toll. Xilinx Platform Studio (XPS) is an 
integrated tool for specifying and building both hardware and software embedded 
development. The FPGA hardware was designed using this tool as an interface to the 
Xilinx ISE tool. The embedded processor part of the system design will be completed 
and added to the IP by this tool during the compilation process. 
 
 
Figure 19 - Brushless Motor Driver IP – Global overview 
 
 
The PowerPC communicates with the IP developed through the OPB. 
The IP is developed in two parts, the first part it’s implemented in the driver.vhd and 
the second one in the user_locig.vhd file. 
The interface between the OPB and the IP registers is configured in the driver.vhd, 
this is the main part of the IP.    
The registers as well as the custom logic to make the IP working as the user wants 
will be defined in the user_locig.vhd file. This part is instantiated by the first file.
  
The connection between the registers and the physical Input and Output ports of the 
Suzaku-V board will be established in the .ucf file.  
 
The files above mentioned can be found in the Appendix B. 
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4.5.2. IP Block Diagram – Detailed view 
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Figure 20 - Brushless Motor Driver IP – detailed view 
 
 
All the clocks are synchronized with the main clock of the IP core that has a 
frequency of 3,7Mhz. 
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4.5.2.1. IP Block diagram description 
 
During the initialization the registers of some blocks are configured. 
The PWM control frequency, the hall signals sensors sample frequency as well as 
other values, that will be explained later, are calculated in the user-space application 
(PowerPc) and sent to the FPGA registers during the initialization.  
 
The Initialized registers are: 
 
 timer_hall_rf <= conv_integer(slv_reg0);  -- block 1 
 dtk   <= conv_integer(slv_reg1);  -- block 4 
 dtime   <= conv_integer(slv_reg2);  -- block 1 
 inc_phase  <= conv_integer(slv_reg3);  -- block 3 
 pwm_max  <= conv_integer(slv_reg5);  -- block 1 
 rpm_ref  <= conv_integer(slv_reg8);  -- block 3 
 inc_pwm  <= conv_integer(slv_reg9);  -- block 3 
 
 
Rpm_ref defines the register were the target velocity is stored. 
 
Timer_hall_rf defines the sample control frequency by configuring the maximum value 
of the counter that will implement the hall signals sensors sample time. 
 
Pwm_max defines the PWM control frequency by configuring the maximum value of 
the counter that will implement the PWM control signal. 
 
dtk is a constant that allows to calculate the velocity in rpm based on the number of 
impulses redden during the hall signal sensors sample time. The calculation of this 
value will be explained in the block 4 description. 
 
Inc_pwm it’s the registers that defines the number of PWM control steps increment.  
 
Inc_phase will be explained in the block 3 description. 
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Block 1: 
 
In this block the PWM waveform, the clock that defines the sample frequency of the 
hall sensors signals as well as the boot signal for the electronic power circuit are 
generated. 
 
 
Figure 21 - Gene ted Waveforms 
 
o generate multiple signals with different frequencies based and synchronized with 
the 
ra
T
main clock, multiple counters were implemented. The counter values are calculated 
based on the following equation:   
 
Main_clock_frequencyCounter_Value=
Target_frequency
 
  
impulses per revolution of the motor is 48.  
ollowing equation: 
The number of 
The number of counted impulses is calculated based on the f
 
Velocity(rpm)Counted_Impluses= *Impulses_per_revolution*sample_time
60
 
 
The hall signal sensors sample time was defined based on the velocity sample 
resolution that was chosen to be 50rpm. (the number of impulses counted during the 
sample time for the minimum velocity should be 1): 
 
501= *48*sample_time sample_time=25ms sample_frequency=40hz
60
   
3,7MhzSample_Timer_Counter_Value= =92500
40hz
 
  
 following equation:  
 
The PWM control resolution is calculated based on the
 
Maximum_velocityPWM_control_resolution=
Number_of_PWM_steps
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The PWM control resolution should higher or equal to the velocity sample 
resolution: 
 
6700rpm50 Number_of_PWM_steps 134
Number_of_PWM_steps
    
 
PWM_Timer_Counter_Value=134  
 
_ _ 3,7PWM_frequency_control= 27,4
_ _ _ 134
Main clock freqeuncy Mhz Khz
number of control steps
   
  
 
The frequency of the Vboot signal is 44us, this signal is used to generate a voltage 
higher than VGS on VDS and ensure that the MOSFET is always driving because as an 
N channel MOSFET VDS is approximately 0v and Vcc approximately Vs and so the 
MOSFET on the superior part of the H-Bridge would not work properly because VGS 
would also be 0v. 
 
VHDL code: 
 
process(clk) 
begin      
if (rising_edge(clk)) then 
if ( count_vboot > 540 ) then 
   if ( count_vboot > 2880 ) then count_vboot<=0; 
   else    count_vboot  <=  count_vboot+1; 
   end if;     
   vboot <= '0'; 
  else 
   vboot <= '1'; 
   count_vboot  <=  count_vboot+1; 
  end if;   
 
  if ( timer_pwm > pwm_length ) then 
   if ( timer_pwm > pwm_max ) then timer_pwm<=0; 
   else     timer_pwm  <=  timer_pwm+1;
   
   end if;      
   pwm<="0000"; 
  else 
   if ( timer_pwm < dtime ) then  pwm<="0000"; 
   else     pwm<="0111"; 
   end if; 
   timer_pwm  <=  timer_pwm+1; 
  end if;   
  
  if(timer_hall_a>=timer_hall_rf) then 
   timer_hall_a<=0; 
  else 
   timer_hall_a<=timer_hall_a+1; 
  end if; 
 end if; 
end process; 
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Block 2: 
 
In this block the control signal to each phase of the motor is achieved based on the 
hall sensors signal state.  
 
VHDL code: 
 
 
process(clk,inc_phase,hall_state) is 
begin 
if (rising_edge(clk)) then   
  hall_state_mi<=hall_state+inc_phase_a;     
 end if;  
end process; 
 
 
process(clk,timer_pwm,hall_state_mi) is 
begin 
if (rising_edge(clk)) and (timer_pwm=0) then    
  if(conv_integer(rpm_ref)>0) then 
   case hall_state_mi is 
    
      when 1 => phase_select<="0100"; hiz<="010"; -->I-II 
      when 2 => phase_select<="0010"; hiz<="100"; -->II-III 
      when 3 => phase_select<="0010"; hiz<="001"; -->III-IV 
        when 4 => phase_select<="0001"; hiz<="010"; -->IV-V 
        when 5 => phase_select<="0001"; hiz<="100"; -->V-VI 
        when 6 => phase_select<="0100"; hiz<="001"; -->VI-I 
 
        when others => phase_select<="0000"; hiz<="000"; 
      end case; 
  else 
      case hall_state_mi is 
                   when 1 => phase_select<="0100"; hiz<="001"; -->I-VI 
    when 2 => phase_select<="0100"; hiz<="010"; -->II-I 
        when 3 => phase_select<="0010"; hiz<="100"; -->III-II 
        when 4 => phase_select<="0010"; hiz<="001"; -->IV-III 
        when 5 => phase_select<="0001"; hiz<="010"; -->V-IV 
        when 6 => phase_select<="0001"; hiz<="100"; -->VI-V 
 
        when others => phase_select<="0000"; hiz<="000"; 
       end case; 
  end if; 
    
phase <= (phase_select and pwm); 
     
 end if;   
end process; 
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Block 3: 
 
In this block the duty cycle of the PWM control signal is achieved based on the 
estimated velocity calculated on the block 4. The increment of the duty cycle value is 
ruled by the register inc_pwm, configured during the initialization of the IP.  
This increment is applied to the pwm_length_init register that is calculated by the 
PowerPC application in order to improve the time driver response.  
Due to mechanical clearences sometimes the hall sensors signals does not 
correspond to the correct state of the motor and it stops because the phase signal and 
hall sensors signal are not synchronized. In order to avoid this problem an increment on 
the phase control signal is done if the target velocity is not zero and if the estimated 
velocity is zero from more than 5 cycles. This increment is ruled by the register 
inc_phase, configured during the initialization of the IP. 
 
 
VHDL code: 
 
-------------- CODE TO ESTIMATE THE PWM LENGTH PULSE -------------- 
process(clk,rpm_estimate,timer_hall_a) is  
begin 
 if (rising_edge(clk)) then 
  if (timer_hall_a=0) then   
   if(abs(rpm_estimate)<abs(rpm_ref)) then 
    pwm_length_e<=(pwm_length_e+inc_pwm); 
   end if; 
    if(abs(rpm_estimate)>abs(rpm_ref)) then 
    pwm_length_e<=(pwm_length_e-inc_pwm); 
   end if;     
   if(rpm_estimate=0) then    
     rpm_count<=rpm_count+1; 
   else 
    rpm_count<=0;    
   end if;     
  else 
   pwm_length_e<=pwm_length; 
  end if; 
 end if; 
end process; 
 
process(clk,pwm_length_e) is  
begin 
 if (rising_edge(clk)) then 
  if(pwm_length_e>pwm_max) then 
   pwm_length<=pwm_max; 
  else 
   if(pwm_length_e<0) then 
    pwm_length<=0; 
   else 
    pwm_length<=pwm_length_e; 
   end if; 
  end if;   
 end if;  
end process; 
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------- CODE TO CHECK IF THE MOTOR PHASE IS SYNCRONIZED ----------- 
process(clk,rpm_count) is 
begin 
 if (rising_edge(clk)) then   
  if(rpm_count>5) then 
   if(conv_integer(rpm_ref)>0) then 
    inc_phase_a<=inc_phase; 
   else 
    inc_phase_a<=- inc_phase;     
   end if; 
  else 
   inc_phase_a<=0; 
  end if;   
 end if;   
end process; 
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Block 4: 
 
In this block the velocity of motor is calculated based on the number of impulses 
counted during the sample time: 
 
Velocity(rpm)Counted_Impluses= *Impulses_per_revolution*sample_time
60
  
 
60*Counted_ImplusesVelocity(rpm)=
Impulses_per_revolution*sample_time
  
 
dtk is a register that allows to estimate the velocity in rpm: 
 
60*Counted_ImplusesVelocity(rpm)= =Counted_Impluses*dtk
Impulses_per_revolution*sample_time
  
 
 60 60dtk= = =50
Impulses_per_revolution*sample_time 48*25ms
 
 
VHDL code: 
 
 
process(clk,timer_hall_a) is 
begin 
 if (rising_edge(clk)) then 
  
 hall_state_mb<=hall_state; 
  
 if (timer_hall_a=0) then 
  count_hall_mb<=count_hall_m; 
  rpm_estimate<=(conv_integer(count_hall_m))*dtk; 
  count_hall<="00000000000000000000000000000000"; 
 else 
  count_hall_m<=count_hall; 
  if (hall_state > hall_state_mb) then 
   if (hall_state = 6 and hall_state_mb =1) then   
     count_hall<=count_hall-1; 
   else 
    count_hall<=count_hall+1;    
   end if; 
  end if; 
  if (hall_state < hall_state_mb) then 
   if (hall_state =1 and hall_state_mb = 6) then  
    count_hall<=count_hall+1; 
   else 
    count_hall<=count_hall-1;    
   end if; 
  end if;  
 end if; 
 end if; 
end process; 
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Block 5: 
 
In this block the state of the motor is achieved based on the state of the hall sensors 
signal. 
 
VHDL code: 
 
process(hall) is 
begin 
 case hall is 
  when "101" => hall_state<= 1;-->I    
  when "100" =>  hall_state<= 2;-->II 
  when "110" =>  hall_state<= 3;-->III 
  when "010" =>  hall_state<= 4;-->IV 
  when "011" =>  hall_state<= 5;-->V 
  when "001" =>  hall_state<= 6;-->VI 
  when others =>  hall_state<= hall_states; 
 end case;   
end process; 
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4.6. Device Driver development  
 
The user application developed in the PowerPC is able to access (read/write) the IP 
registers implemented in the FPGA. 
 
 
Figure 22 - FPGA(IP) architecture 
 
 
In order to communicate with the FPGA IP a Linux Character Device Driver was 
developed to access the address in witch the FPGA registers data is stored. 
 
 
Table 4 - Suzaku-V 310 memory map 
 
 
 
The Address in witch the FPGA registers data is stored is defined in the ISE project. 
This address select to implement the registers could be placed in any free memory 
address. 
 
There are two ways of compiling a device driver: statically built into the kernel or as 
a module.  
A statically built device driver requires the kernel to be recompiled after making a 
change in the driver.  
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Modules have the advantage that they can be loaded and unloaded during runtime. 
Therefore, during development it becomes necessary to compile the device driver as 
module. 
 
The development of a device driver as a module was not possible due to some 
compilations errors that can not be solved, for this reason a static device driver was 
developed. 
4.6.1. Steps to develop a static device driver 
 
User Space  
(Power PC) 
driver.c
Access Hardware Address 
0xF0FD200 … 0xF0FD3FF
User Application
uses driver.c compiled on the 
Kernel space
Hardware
(FPGA)
Kernel Space
Kernel node: /dev/fpga
 
Figure 23 - Access FPGA hardware trough character device driver 
 
4.6.1.1.Generating the kernel node 
 
Char devices are accessed through names in the file system. Those names are 
called special files or device files or simply nodes of the file system tree[12]. 
 
Open the following directory: 
 
/home/Desktop/atmark-dist-20080314/vendors/AtmarkTechno/SUZAKU-
V.SZ310SIL 
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Open the Makefile and add the following line after the last DEVICE statement 
and before the FLASH_DEVICES statement: 
 
“DEVICE += fpga,c,250,0” 
 
4.6.1.2. Generating the module 
 
This module will be used by the user-space application, to generate it it’s 
necessary to generate a new sub-directory called driver in the following directory: 
 
/home/Desktop/atmark-dist-20080314/linux-2.6.x/drivers/char 
 
Add the following lines to the Makefile of the following directory: 
 
/home/Desktop/atmark-dist-20080314/linux-2.6.x/drivers/MakeFile 
 
subdir-m += driver 
obj-m += driver/driver.o 
 
On the new directory add the file with the functions that will be used by the 
user-space application(s). 
In this example the file it will called as driver.c. The functions used by the user-
space applications are[11]: 
 
 fpga_read(struct file *filp, char *buf, size_t count, loff_t *f_pos)              
used to read values from FPGA registers 
 fpga_write(struct file *filp, unsigned char *buf, size_t count, loff_t *f_pos)  
used to write values to FPGA registers 
 fpga_init(void) – used to open the device driver 
 fpga_exit(void) – used to close the device driver 
 
 
This files (driver.c and Makefile) are attached in the Appendix B. 
 
driver.c: 
 
int fpga_major = 250; 
#define FPGA_BASE 0xF0FD200   Change this addresses to access the desired FPGA ZONE 
    Check on the XPS project the addresses 
#define FPGA_MAX 0x F0FD3FF   
static void *io_base; 
 
ssize_t fpga_read(struct file *filp, char *buf, size_t count, loff_t *f_pos) 
{ 
    … 
} 
ssize_t fpga_write(struct file *filp, unsigned char *buf, size_t count, loff_t *f_pos) 
{ 
    … 
} 
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struct file_operations fpga_fops = { 
    read:     fpga_read, 
    write:    fpga_write, 
    poll:     NULL, 
    open:     NULL, 
    release:  NULL, 
}; 
 
static int fpga_init(void) 
{ 
    … 
} 
 
static void fpga_exit(void) 
{ 
    … 
} 
 
module_init(fpga_init); 
module_exit(fpga_exit); 
 
 
MakeFile: 
 
EXTRA_CFLAGS  += -I$(TOPDIR)/arch/ppc/platforms/xilinx_ocp 
 
list-multi  := driver.o 
 
# The Linux adapter for the Xilinx driver code. 
driver-objs  += driver.o 
 
# The Xilinx OS independent code. 
driver-objs  += driver.c 
 
obj-$(CONFIG_REG_DRIVER) := driver.o 
 
driver.o: $(driver-objs) 
 $(LD) -r -o $@ $driver-objs) 
 
4.6.1.3. Compiling the Kernel 
 
Now that a new module with the functions that will be used by the user 
application(s) was added to the Linux Kernel, a compilation is needed in order to 
generate the .bin file that will be later transferred to the FPGA. 
Execute the make command on the following directory to compile the kernel: 
 
/home/Desktop/atmark-dist-20080314 
 
The result will be the image.bin file placed on the following directory: 
 
/home/Desktop/atmark-dist-20080314/images 
 
4.6.2. Transfer the Kernel image to the Suzaku-V board 
 
Open the following directory and transfer the image.bin file to a server directory: 
 
/home/Desktop/atmark-dist-20080314/images 
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Open a telnet session on the Suzaku-V board (User:root Password:root): 
 
telnet IP_from_the_Suzaku-v_board 
(i.e: telnet 192.168.1.33) 
 
Execute the following netflash command: 
 
netflash -ukiH -r /dev/flash/image http://server/image.bin 
(i.e: netflash -ukiH -r /dev/flash/image http:// 192.168.1.34/image.bin) 
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4.6.3. Device Driver Testing 
 
Introduce the LED address in the device driver ( 0x0F0FA200 -  0x0F0FA3FF ), 
on the driver.c file change the following lines: 
 
#define FPGA_BASE 0xF0FA200   Change this addresses to access the desired FPGA ZONE 
    Check on the XPS project the addresses 
#define FPGA_MAX 0x F0FA3FF   
 
Compile the new image and send it to the FPGA. Open a telnet session on the 
FPGA and insert the module executing the following command:  
 
insmod lib/modules/2.6.18-at2/kernel/drivers/char/driver/driver.ko 
 
execute echo –n FFFFFF > /dev/fpga and the LED should turn-off 
 
 
Figure 24 - Testing the device driver – Led OFF 
 
execute echo –n FFFF00 > /dev/fpga and the LED should turn-on 
 
 
Figure 25 - Testing the device driver – Led ON 
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4.7. PowerPC Control Application 
 
This application was developed in C language supported by the Atmark Techno 
Development Environment. 
The application code is attatched in the Appendix B. 
The main task of this application is to send the target velocity to the IP. The 
initialization values of the IP registers, mentioned on the sub-chapter 4.5.2.1, is done 
using the functions located in the static device driver developed: 
 
 fpga_write(handlemem, &vel_amostrage, 4, 0); 
 fpga_write(handlemem, &dtk, 4, 1*4); 
 fpga_write(handlemem, &dtime, 4, 2*4); 
 fpga_write(handlemem, &inc_phase, 4, 3*4); 
 fpga_write(handlemem, &pwm_max, 4, 5*4); 
 fpga_write(handlemem, &timer_hall, 4, 7*4); 
 fpga_write(handlemem, &ref, 4, 8*4); 
 fpga_write(handlemem, &inc, 4, 9*4); 
 
 
 handlemem is a file handler descriptor associated to the kernel node “linked” to the 
developed static driver. 
#define FPGADEVICE "/dev/fpga" 
handlemem = open(FPGADEVICE,O_RDWR); 
 
 
The application was developed based on the following architecture: 
 
 
Figure 26 - PowerPC application architecture 
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4.8. Power Electronic Circuit 
 
The power electronic circuit was developed based on the electronic driver developed 
by the 5DPO department to control a DC motor. 
Changes were done to the electronic driver, only the power electronic circuit was 
used. A new arm was added to the H-Bridge since the electronic driver was only ready 
to drive an H-Bridge with two arms (blue bounded in Figure 27).  
The embedded control circuit on this driver (red bounded in Figure 27) was 
removed, because it is now implemented in the FPGA, input and output ports were 
reworked in order to match the interface specifications of the new control circuit. The 
alimentation circuit (yellow bounded in Figure 27) was also adapted to the new 
specifications. 
 
 
Figure 27 - 5DPO DC motor driver - PCB  
 
By the time that this thesis is being written the new PCB with the changes 
mentioned above have not yet been completed, but the layout and schematic of the 
electronic circuit is attached in Appendix C. 
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5.  Validation platform and Results 
 
The system developed in the Suzaku board it was tested and verified in a robot 
based on an FPGA chip developed for the SoftCore robot project.  
 
5.1. SoftCore Robot 
 
The goal of this project is to set the way for a robot with minimalistic component 
and pin count. This is expected to allow for a small in size but very powerful and 
versatile robot. The processing is to be based on an FPGA+Microprocessor in the same 
chip. 
The proposed example application is the Fire Fighting contest at Instituto 
Politécnico da Guarda 
 
 
 
Figure 28 - Photo of the SoftCore robot 
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5.2. Verification/Validation 
The verification and validation of this project was supported by a graphical interface 
tool develop in Delphi.  
 
 
Figure 29 - Graphical interface tool 
 
This application is used to send the target velocity to the IP as well to read the 
velocity and the PWM duty cycle value. 
This application stores this data in a file that can be later used to analyze the driver 
behaviour.  
With some small changes this interface can be used to initialize the IP registers 
mentioned on the 4.5.2.1 sub-chapter. 
 
5.2.1. Delphi- PowerPC Communication Protocol 
 
The communication between the PowerPC application and the Delphi interface is 
supported a communication protocol developed with the following architecture: 
 
PC
(Windows –
Delphi)
FPGARS232
BGxxxxAyyyBED
 
 
Figure 30 - PC <-> FPGA communication 
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B G x x x x A y y y B E D 
 
xxxx -> measured velocity ( 0 to maximum velocity (6700 rpm)) 
yyy -> number PWM steps ( 0 to maximum number of PWM steps (670)) 
 
Each DataStream contains information related to the measured velocity and number 
of PWM steps applied to the motor.   
 
5.3. Results 
In this chapter the response time and resolution of the driver will be analyzed. 
Linearity, regarding control signal and the response of the driver, will also be analyzed. 
The data was collected with the motor running with no load.  
 
5.3.1. Driver Response – no transitory regime 
To analyze the driver response and driver resolution, steps of 100 rpm starting on 
1000 rpm and finishing on 6000 rpm were applied to the system. The steps increments 
were only applied after the velocity stabilization. 
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Graphic 2 - Driver response - no transitory regime 
 
From the data analyses it’s possible to conclude that driver is capable of reaching 
the target velocity. 
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5.3.2. Error analysis 
Velocity Error
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Graphic 3 - Driver error analysis 
  
The maximum absolute error, after velocity stabilization, it’s 50 rpm which matches 
the initial driver specifications.  
 
5.3.3. Time response analysis 
In this sub-chapter the driver performance in transitory regime will be analyzed. A 
step of 3000 rpm was applied in order to evaluate the control system time response.  
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Graphic 4 - Time response analysis 
   MIEEC 2008/2009 
Driving Actuators in a Suzaku board featuring FPGA + PowerPC             Pag. 59 from 104 
 
 
 
Due to the PWM duty cycle estimation block the system response to the input 
velocity it’s virtually instantaneous, and the time it takes to reach the target velocity is 
the time needed to set the "thin" adjust implemented in the developed IP (block 3). 
 
5.3.4. Velocity vs PWM control signal – Linearity analysis  
PWM vs Measured velocity
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Graphic 5 - Linearity analysis 
 
The collected data allows to conclude that there is a linearity relation between the 
system response the PWM control signal. 
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5.3.5. Maximum velocity analysis 
To analyse the maximum velocity performed by the driver, the maximum number of 
PWM steps were apllied to the motor. 
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Graphic 6 - Maximum velocity analysis 
 
The maximum velocity performed by the driver is nearly 6000 rpm. 
 
5.3.6. Movement direction Inversion Analysis 
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Graphic 7 - Movement direction Inversion Analysis 
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Graphic 8 - Movement direction Inversion Analysis (Zoom In View) 
 
Once again, as refered before, the velocity reduction leads to high peak currents and 
ther
 
efore the movement inversion should be made using speed ramps. Also due to the 
PWM duty cycle estimation block the system response to the input velocity it’s virtually 
instantaneous, and the time it takes to reach the target velocity is the time needed to set 
the "thin" adjust. 
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6. Conclusions 
 
 
The developed driver meets the requirements that were proposed. The system has a 
high precision control of speed, resolution of 50 rpm, and reaches 6000 rpm, which 
means beyond the originally proposed rate of 0.5 m/s. 
Since the reduction gear factor is 12:1 and the radius of the wheel coupled to the 
engine is 4 cm: 
2*π*wheel_radius*reduction_gear_factor*rpmVelocity(m/s)= =
60
60002*π*0,04*
12 =2,1m/s 0,5m/s
60
 
502*π*0,04*
12Velocity_resolution(m/s)= =0,018m/s
60
 
 
After the development of this project much knowledge was acquired, particularly in 
the field of tools for development projects on FPGAs and the development of device 
drivers for Unix / Linux systems. 
The tools available from Xilinx for the development of systems in FPGAs are very 
complex due to its enormous potential and flexibility. For a beginner the field and 
potential of their use is a real challenge and the time needed for a proper use may 
initially be greater than the time needed for the control system design. Once mastered 
the methods of using these tools and acquire systematic practice then becomes easy and 
advantageous use of them.  The development of this project has therefore the structure 
of systematic methods and techniques for efficient use of these tools. The only negative 
aspect in the use of these tools is related to the compilation time that is high and higher 
than the commonly used development tools. However the complexity of systems that 
these tools allow to build in a simple, flexible and graphically pleasing way to the user, 
outweighs the negative aspect of the compilation time.  
The development of a Linux device driver allows to potentiate the FPGA developed 
applications through the communication between these low-level and the high-level 
control applications.  
So the way to the development of distributed control systems by layers is now open 
and it’s the user who must develop and distribute the various applications according to 
the performance characteristics of each layer. The main property of the high-level 
control layer is the high calculation capacity but less actuation speed when compared to 
the applications developed in the low-level layer. 
Is this high capacity of processing information embedded in the controller 
associated with the low-level controllers comunication, with high actuation speed, the 
main advantage and differentiation factor for the development of robotic systems based 
on reconfigurable computing technologies when compared with the most currently used 
methods based on microprocessors or processing of information outside the robot. 
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Atfter the performance analysis of the developed driver, having now the FPGA 
usage tools know-how and after defining systematic methods of development, the 
structure for the development of robotic systems based on reconfigurable computing 
systems is built, and so the doors are open for the future development of a robotic 
system full controller. 
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7. Future work 
 
 
Priority to future work is to compare two kinds of high level controllers, the low 
level controllers, developed in the FPGA area, should remain the same once it matched 
the specified requirements. As a first approach an independent driver for each motor 
will be developed. In the final approach the goal is to develop a driver that processes the 
information, from the two hall sensor of the two motors, in parallel. A higher 
performance, regarding position control and especially heading control of the robot is 
expected using the driver from the final approach. 
Since the project development was verified and validated in this plataform, the 
development of IPs in order to have the full control of the robotic system should be 
planed. 
Future work also includes integrated test of the robot capabilities. With additional 
control software, namely using microprocessors coupling techniques to improve the 
infotmatiom process performance, the project will give a splendid compacted size robot. 
The project also features redundant sensor technologies which will very interesting to 
compare performance. With some of these sensors, it is also possible to study data 
fusion methods. 
The FPGA + PowerPC implementation provide large expandability possibilities 
and, with time, it will be possible to upgrade this robot to other robotic competitions. 
One of the most interesting aspects to be explored in future is to have image processing 
partly done in the FPGA before being sent to the PowerPC. 
Other possibilities include algorithm enhancements due to the presence of the 
FPGA, example: a particle filter can be partly implemented in hardware for extra 
performance which will yield additional accuracy in localization methods. 
 
Driving Actuators in a Suzaku board featuring FPGA + PowerPC             Pag. 65 from 104 
 
 
   MIEEC 2008/2009 
 
 
 
 
 
 
 
 
APPENDIX A (FPGA IP development) 
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Create the Basic Project 
Follow these steps to create the basic project[13]:  
1. Open XPS and from the dialog box, select "Base System Builder wizard" and 
OK.  
2. Create a new folder for the project and select it using "Browse". In "Advanced 
Options" tick "Use repository paths" and select the "C:\XUPV2P\lib" folder 
using "Browse". Click "OK".  
3. Tick "I would like to create a new design" and click "Next".  
4. Select "Xilinx" as the board vendor. Select "XUP Virtex II Pro Development 
System" as the board name. Select "C" as the board revision. Click "Next".  
 
5. Tick "PowerPC" and click "Next".  
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6. Select all clock frequencies to be 100MHz. Select "No debug". Click "Next".  
 
7. In selecting the Additional IO Interfaces, leave "RS232_Uart_1" ticked and un-
tick everything else.  
 
  
8. When Adding Internal Peripherals, select 64KB for the "plb_bram_if_cntlr_1" 
and click "Next".  
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9. Select "RS232_Uart_1" for both STDIN and STDOUT. Un-tick "Memory Test" 
and "Peripheral Test". Click "Next".  
 
10. Click "Generate".  
11. Click "Finish".  
12. Tick "Start using Platform Studio" and click "OK".  
 
Create the Peripheral 
 
We now create our custom peripheral using the Peripheral Wizard.  
1. Select from the menu "Hardware->Create or Import Peripheral". Click "Next".  
2. Select "Create templates for a new peripheral" and click "Next".  
3. We must now decide where to place the files for the peripheral. They can be 
placed within this project, or they can be made accessible to other projects. 
Select "To an XPS project". Click "Next".  
4. Type "my_peripheral" for the peripheral name. Click "Next".  
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5. Select "On-chip Peripheral Bus" (OPB) and click "Next".  
 
6. The Peripheral Wizard can generate our VHDL template to include many 
different features. We will only need "User logic S/W register support". Tick 
that option, un-tick everything else and click "Next".  
 
7. Choose "1" for the number of software accessible registers. As the PowerPC is a 
32-bit processor, we will choose 32-bits for the size of the register, even though 
we only need 4-bits for the 4 LEDs.  
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8. On the "IP Interconnect" page we can customize our connection to the OPB but 
we will leave everything as is for simplicity. Click "Next".  
9. On the "Peripheral Simulation Support" page, we can specify if we want the 
wizard to create a simulation platform for our peripheral. Click "Next" without 
ticking the option to generate.  
10. After the "Peripheral Implementation Support" page, the wizard will generate all 
the template files for us. Tick "Generate ISE and XST project files" and 
"Generate template driver files". Click "Next".  
11. Click "Finish". Now our templates are created and we can modify them to suit 
our application.  
 
Modify the Peripheral 
 
The template created by the Peripheral Wizard implements a 32-bit register that we can 
read and write to via the OPB. When the peripheral is instantiated, we could access the 
register by reading and writing to the base address of the peripheral. We need to modify 
this functionality slightly, because of two things:  
1. We want to connect the outputs of the register to the LEDs – to achieve this we 
need to create an output port on the peripheral and connect it to the output of the 
register.  
2. We want to make all reads from the peripheral return the values of the DIP 
switches – to achieve this we need to create an input port on the peripheral and 
make it return these values on every read request.  
Follow these steps to modify the peripheral:  
1. Select from the menu "File->Open" and browse to 
"pcores\my_peripheral_v1_00_a\hdl\vhdl" from the project folder. This folder 
contains two source files that describe our peripheral: "my_peripheral.vhd" and 
"user_logic.vhd". The first file is the main part of the peripheral and it 
implements the interface to the OPB. The second file is where we place our 
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custom logic to make the peripheral do what we need it to do. This part is 
instantiated by the first file.  
2. Open the file "my_peripheral.vhd". We will need to add two ports to this source 
code, one for the LEDs and one for the DIP switches.  
3. Find the line of code that says "--ADD USER PORTS BELOW THIS LINE" 
and add these two lines of code:  
  LED_Data : out std_logic_vector(0 to 3); 
  DIP_Data : in std_logic_vector(0 to 3); 
5. Find the line of code that says "--MAP USER PORTS BELOW THIS LINE" 
and add these two lines of code:  
  LED_Data => LED_Data, 
  DIP_Data => DIP_Data, 
6. Save and close the file.  
7. Open the file "user_logic.vhd". We will need to modify this source code to 
include the two new ports and to modify the behaviour.  
8. Find the line of code that says "--ADD USER PORTS BELOW THIS LINE" 
and add the following two lines of code.  
  LED_Data : out std_logic_vector(0 to 3); 
  DIP_Data : in std_logic_vector(0 to 3); 
9. Find the line of code that says "--USER logic implementation added here" and 
add the following line of code below. This connects the LED port to the first 4 
bits of the register output.  
  LED_Data <= slv_reg0(28 to 31); 
10. Find the line of code that says "IP2Bus_Data <= slv_ip2bus_data;" and replace 
it with the code below. Now, when the peripheral is read on the OPB, it will 
always return the DIP switch settings. As the bus is 32 bits long, we just fill the 
unused bits with zeros using the "others" keyword.  
  IP2Bus_Data(0 to 27) <= (others=>'0'); 
  IP2Bus_Data(28 to 31) <= DIP_Data(0 to 3); 
11. Save and close the file.  
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Import the Peripheral 
 
Now we will use the Peripheral Wizard again, but this time using the import function.  
1. Select from the menu "Hardware->Create or Import Peripheral" and click 
"Next".  
2. Select "Import existing peripheral" and click "Next".  
3. Select "To an XPS project", ensure that the folder chosen is the project folder, 
and click "Next".  
4. For the name of the peripheral, type "my_peripheral". Tick "Use version" and 
select the same version number that we originally created. Click "Next". It will 
ask if we are willing to overwrite the existing peripheral and we should answer 
"Yes".  
 
5. Tick "HDL source files" and click "Next".  
 
6. Select "Use existing Peripheral Analysis Order file (*.pao)" and click "Browse". 
From the project folder, go to "pcores\my_peripheral_v1_00_a\data" and select 
the "my_peripheral_v2_1_0.pao" file. Click "Next".  
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7. On the HDL analysis information page, click "Next". The wizard will mention if 
any errors are found in the design.  
8. On the Bus Interfaces page, tick "OPB Slave" and click "Next".  
 
9. On the SOPB: Port page, click "Next".  
10. On the SOPB: Parameter page, click "Next".  
11. On the "Identify Interrupt Signals" page, un-tick "Select and configure 
interrupts" and click "Next". We don’t need interrupts for our design.  
 
12. On the "Parameter Attributes" page, click "Next".  
13. On the "Port Attributes" page, click "Next".  
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14. Click "Finish".  
Now we have a peripheral that is ready to use and it should be accessible through the 
"IP Catalog->Project Repository" in the XPS interface. Note that although we can 
access it through the IP Catalog, other projects will not find it there because it is only 
associated with our project, as we specified in the Peripheral Wizard. 
 
Create an Instance of the Peripheral 
Now we are ready to create an instance of the peripheral into our project which can then 
be downloaded into the FPGA and tested by using simple code running on the 
PowerPC.  
1. From the "IP Catalog" find the "my_peripheral" IP core in the "Project 
Repository" group. Right click on the core and select "Add IP".  
 
2. From the "System Assembly View" using the "Bus Interface" filter, connect the 
"my_peripheral_0" to the OPB bus.  
 
3. Click on the "Ports" filter and open the "my_peripheral_0" tree. There will be 
two ports listed "LED_Data" and "DIP_Data". Type in a net name for each of 
   MIEEC 2008/2009 
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them. The net name can be anything you like, but for this project let us call them 
"LED_Data" and "DIP_Data" for simplicity. For each net, use the option "Make 
External". If you then click open the "External Ports" tree, you should see these 
nets listed. 
 
4. Click on the "Addresses" filter. Change the "Size" for "my_peripheral_0" to 
64K. Then click "Generate Addresses". You might ask why 64K when we only 
have one 32 bit register to address. If you enter 32 bits as a size and then click 
"Generate Addresses", XPS automatically changes the size to 64K and 
calculates the addresses accordingly.  
 
We have now created an instance of the peripheral in our design. 
 
 
Link the External Ports to FPGA Pins 
 
Now we have made the LED and DIP ports external however we need to link them to 
specific pins on the FPGA. We will use the schematic for the XUPV2P to get the 
correct pin numbers for each of the LEDs and DIP switches. Then we modify the User 
Constraints File (UCF) to include these pin assignments.  
1. Click the "Project" tab and double click on the UCF file to open it.  
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2. Find the comment "## IO Devices constraints" and add the following lines of 
code below it:  
#### Module DIPSWs_4Bit constraints 
 
Net DIP_Data_pin<0> LOC=AC11; 
Net DIP_Data_pin<0> IOSTANDARD = LVCMOS25; 
Net DIP_Data_pin<1> LOC=AD11; 
Net DIP_Data_pin<1> IOSTANDARD = LVCMOS25; 
Net DIP_Data_pin<2> LOC=AF8; 
Net DIP_Data_pin<2> IOSTANDARD = LVCMOS25; 
Net DIP_Data_pin<3> LOC=AF9; 
Net DIP_Data_pin<3> IOSTANDARD = LVCMOS25; 
 
#### Module LEDs_4Bit constraints 
 
Net LED_Data_pin<0> LOC=AC4; 
Net LED_Data_pin<0> IOSTANDARD = LVTTL; 
Net LED_Data_pin<0> SLEW = SLOW; 
Net LED_Data_pin<0> DRIVE = 12; 
Net LED_Data_pin<1> LOC=AC3; 
Net LED_Data_pin<1> IOSTANDARD = LVTTL; 
Net LED_Data_pin<1> SLEW = SLOW; 
Net LED_Data_pin<1> DRIVE = 12; 
Net LED_Data_pin<2> LOC=AA6; 
Net LED_Data_pin<2> IOSTANDARD = LVTTL; 
Net LED_Data_pin<2> SLEW = SLOW; 
Net LED_Data_pin<2> DRIVE = 12; 
Net LED_Data_pin<3> LOC=AA5; 
Net LED_Data_pin<3> IOSTANDARD = LVTTL; 
Net LED_Data_pin<3> SLEW = SLOW; 
Net LED_Data_pin<3> DRIVE = 12; 
3. Save and close the file.  
a. Assign addresses to access from the PowerPC 
 
 
 
b. Generating the  .bit  file to set up the FPGA hardware 
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The result of this operation is a file project_name.bit with the bitstream that will set 
up the connection between the various cells of the FPGA. This file is placed in: 
 
Project_Folder\implementation\ project_name.bit 
 
c. Add to the bootloader to the project to initialize the Linux image (ACE) 
 
 
 
The result of this operation is the file download.bit that adds to the bitstream the 
bootloader that will draw the image of Linux for the Suzaku start with the operating 
system image. If this operation is not performed only the block of FPGA is operational. 
This file is placed in: 
 
Project_Folder\implementation\ download.bit 
 
d. Send the Project image to the Suzaku-V board 
 
Open a telnet session in Suzaku-V board (User:root Password:root) 
 i.e: telnet 192.168.1.34 
 
Execute the following command line to transfer the bitstream: 
netflash -ukiHFn -r /dev/flash/fpga http://server_IP/download.bit 
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APENDIX B (Device Driver & VHDL Code) 
 
 
User_logic.vhd 
Driver.vhd 
UCF file 
PowerPC application – control.c 
Driver.c 
Makefile 
 
Driving Actuators in a Suzaku board featuring FPGA + PowerPC             Pag. 79 from 104 
 
 
   MIEEC 2008/2009 
User_logic.vhd 
 
------------------------------------------------------------------------------ 
-- user_logic.vhd - entity/architecture pair 
------------------------------------------------------------------------------ 
-- 
-- *************************************************************************** 
-- ** Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.            ** 
-- **                                                                       ** 
-- ** Xilinx, Inc.                                                          ** 
-- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"         ** 
-- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND       ** 
-- ** SOLUTIONS FOR XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE,        ** 
-- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,        ** 
-- ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION           ** 
-- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,     ** 
-- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE      ** 
-- ** FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY              ** 
-- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE               ** 
-- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR        ** 
-- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF       ** 
-- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS       ** 
-- ** FOR A PARTICULAR PURPOSE.                                             ** 
-- **                                                                       ** 
-- *************************************************************************** 
-- 
------------------------------------------------------------------------------ 
-- Filename:          user_logic.vhd 
-- Version:           2.00.a 
-- Description:       User logic. 
-- Date:              Fri May 22 20:35:12 2009 (by Create and Import Peripheral Wizard) 
-- VHDL Standard:     VHDL'93 
------------------------------------------------------------------------------ 
-- Naming Conventions: 
--   active low signals:                    "*_n" 
--   clock signals:                         "clk", "clk_div#", "clk_#x" 
--   reset signals:                         "rst", "rst_n" 
--   generics:                              "C_*" 
--   user defined types:                    "*_TYPE" 
--   state machine next state:              "*_ns" 
--   state machine current state:           "*_cs" 
--   combinatorial signals:                 "*_com" 
--   pipelined or register delay signals:   "*_d#" 
--   counter signals:                       "*cnt*" 
--   clock enable signals:                  "*_ce" 
--   internal version of output port:       "*_i" 
--   device pins:                           "*_pin" 
--   ports:                                 "- Names begin with Uppercase" 
--   processes:                             "*_PROCESS" 
--   component instantiations:              "<ENTITY_>I_<#|FUNC>" 
------------------------------------------------------------------------------ 
 
-- DO NOT EDIT BELOW THIS LINE -------------------- 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
 
library proc_common_v2_00_a; 
use proc_common_v2_00_a.proc_common_pkg.all; 
-- DO NOT EDIT ABOVE THIS LINE -------------------- 
 
--USER libraries added here 
 
------------------------------------------------------------------------------ 
-- Entity section 
------------------------------------------------------------------------------ 
-- Definition of Generics: 
--   C_DWIDTH                     -- User logic data bus width 
--   C_NUM_CE                     -- User logic chip enable bus width 
-- 
-- Definition of Ports: 
--   Bus2IP_Clk                   -- Bus to IP clock 
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--   Bus2IP_Reset                 -- Bus to IP reset 
--   Bus2IP_Data                  -- Bus to IP data bus for user logic 
--   Bus2IP_BE                    -- Bus to IP byte enables for user logic 
--   Bus2IP_RdCE                  -- Bus to IP read chip enable for user logic 
--   Bus2IP_WrCE                  -- Bus to IP write chip enable for user logic 
--   IP2Bus_Data                  -- IP to Bus data bus for user logic 
--   IP2Bus_Ack                   -- IP to Bus acknowledgement 
--   IP2Bus_Retry                 -- IP to Bus retry response 
--   IP2Bus_Error                 -- IP to Bus error response 
--   IP2Bus_ToutSup               -- IP to Bus timeout suppress 
------------------------------------------------------------------------------ 
 
entity user_logic is 
  generic 
  ( 
    -- ADD USER GENERICS BELOW THIS LINE --------------- 
    --USER generics added here 
    -- ADD USER GENERICS ABOVE THIS LINE --------------- 
 
    -- DO NOT EDIT BELOW THIS LINE --------------------- 
    -- Bus protocol parameters, do not add to or delete 
    C_DWIDTH                       : integer              := 32; 
    C_NUM_CE                       : integer              := 10 
    -- DO NOT EDIT ABOVE THIS LINE --------------------- 
  ); 
  port 
  ( 
    -- ADD USER PORTS BELOW THIS LINE ------------------ 
   clk : in std_logic := '1'; 
   LED : out std_logic_vector (3 downto 0) :="0000"; 
 hall : in std_logic_vector(0 to 2);     
 vboot : out std_logic := '1'; 
   hiz : out std_logic_vector (2 downto 0) :="000"; 
    -- ADD USER PORTS ABOVE THIS LINE ------------------ 
 
 
 
    -- DO NOT EDIT BELOW THIS LINE --------------------- 
    -- Bus protocol ports, do not add to or delete 
    Bus2IP_Clk                     : in  std_logic; 
    Bus2IP_Reset                   : in  std_logic; 
    Bus2IP_Data                    : in  std_logic_vector(0 to C_DWIDTH-1); 
    Bus2IP_BE                      : in  std_logic_vector(0 to C_DWIDTH/8-1); 
    Bus2IP_RdCE                    : in  std_logic_vector(0 to C_NUM_CE-1); 
    Bus2IP_WrCE                    : in  std_logic_vector(0 to C_NUM_CE-1); 
    IP2Bus_Data                    : out std_logic_vector(0 to C_DWIDTH-1); 
    IP2Bus_Ack                     : out std_logic; 
    IP2Bus_Retry                   : out std_logic; 
    IP2Bus_Error                   : out std_logic; 
    IP2Bus_ToutSup                 : out std_logic 
    -- DO NOT EDIT ABOVE THIS LINE --------------------- 
  ); 
end entity user_logic; 
 
------------------------------------------------------------------------------ 
-- Architecture section 
------------------------------------------------------------------------------ 
 
architecture IMP of user_logic is 
 
  --USER signal declarations added here, as needed for user logic 
 
  signal  timer_ref : std_logic_vector(0 to 31) :="00000000000000000000000000000000"; 
  signal  count: std_logic_vector(0 to 31) :="00000000000000000000000000000000"; 
  signal  counter_select: std_logic_vector(3 downto 0) :="0100"; 
  signal  counter_select_e: std_logic_vector(3 downto 0) :="0000"; 
  signal  count_hall: std_logic_vector(0 to 31) :="00000000000000000000000000000000"; 
  signal  timer_pwm: integer range 0 to 2000000000 := 0; 
  signal  count_vboot: integer range 0 to 163 := 0; 
  signal  hall_state : std_logic_vector(0 to 2);     
  signal  hall_state_mi : integer range 0 to 6 := 1;     
  signal  hall_state_m : integer range 0 to 6 := 1;     
  signal  hall_state_mb : integer range 0 to 6 := 1;     
  signal  pwm_max : integer range 0 to 2000000000 := 0; 
  signal  pwm_length : integer range 0 to 2000000000 := 0; 
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  signal  pwm_length_e : integer range 0 to 2000000000 := 0; 
  signal  timer_hall : integer range 0 to 2000000000 := 0; 
  signal  timer_hall_dt : integer range 0 to 2000000000 := 2000; 
 
  signal  timer_hall_a : integer range 0 to 2000000000 := 0; 
  signal  timer_hall_rf : integer range 0 to 2000000000 := 2000; 
 
  signal  dtk : integer range 0 to 2000000000; 
 
  signal  inc : integer range 0 to 2000 := 10; 
  signal  inc_phase : integer range -6 to 6 := 0; 
  signal  inc_phase_a : integer range -6 to 6 := 0; 
  signal  dtime : integer range 0 to 2000 := 10; 
  signal  rpm_estimate : integer range -2000000 to 2000000 := 0; 
  signal  rpm_count : integer range -2000000 to 2000000 :=0; 
  signal  rpm_ref : integer range -2000000 to 2000000; 
 
  signal  count_hall_m: std_logic_vector(0 to 31) :="00000000000000000000000000000000"; 
  signal  count_hall_mb: std_logic_vector(0 to 31) :="00000000000000000000000000000000"; 
   
 
  ------------------------------------------ 
  -- Signals for user logic slave model s/w accessible register example 
  ------------------------------------------ 
  signal slv_reg0                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg1                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg2                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg3                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg4                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg5                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg6                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg7                       : std_logic_vector(0 to C_DWIDTH-1)
 :="11111010000"; 
  signal slv_reg8                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg9                       : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_reg_write_select           : std_logic_vector(0 to 9); 
  signal slv_reg_read_select            : std_logic_vector(0 to 9); 
  signal slv_ip2bus_data                : std_logic_vector(0 to C_DWIDTH-1); 
  signal slv_read_ack                   : std_logic; 
  signal slv_write_ack                  : std_logic; 
 
begin 
 
  --USER logic implementation added here 
  
 timer_hall_rf   <= conv_integer(slv_reg0); 
 dtk    <= conv_integer(slv_reg1); 
 dtime    <= conv_integer(slv_reg2); 
    inc_phase   <= conv_integer(slv_reg3); 
-- 
 pwm_max    <= conv_integer(slv_reg5); 
-- 
 timer_hall_dt    <= conv_integer(slv_reg7); 
 rpm_ref    <= conv_integer(slv_reg8); 
 inc     <= conv_integer(slv_reg9); 
 
 
 
 process(clk) 
 begin 
       
  if (rising_edge(clk)) then 
-------------------- CODE TO GENERATE THE VBOOT SIGNAL ---------------------------------
---------------------------------------------------------------------------------------- 
   if ( count_vboot > 30 ) then 
    if ( count_vboot > 160 ) then 
     count_vboot<=0; 
    else 
     count_vboot  <=  count_vboot+1; 
    end if;     
    vboot <= '0'; 
   else 
    vboot <= '1'; 
    count_vboot  <=  count_vboot+1; 
   end if;   
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--------------------- END OF THE CODE TO GENERATE THE VBOOT SIGNAL ---------------------
---------------------------------------------------------------------------------------- 
 
------------ CODE TO IMPLEMENT THE SIGNAL IMPULSE LENGTH ------------------------------- 
----------------------------------------------------------------------------------------
      
   if ( timer_pwm > pwm_length ) then 
    if ( timer_pwm > pwm_max ) then 
     timer_pwm<=0; 
    else 
     timer_pwm  <=  timer_pwm+1;   
    end if;      
    counter_select_e<="0000"; 
   else 
    if ( timer_pwm < dtime ) then 
     counter_select_e<="0000"; 
    else 
     counter_select_e<="0111"; 
    end if; 
    timer_pwm  <=  timer_pwm+1; 
   end if;   
------------ END OF THE CODE TO IMPLEMENT THE SIGNAL IMPULSE LENGTH -------------------- 
---------------------------------------------------------------------------------------- 
 
------- CODE TO IMPLEMENT THE "DT" -> HALL SENSOR SAMPLE FREQUENCY TIMER ------------ 
----------------------------------------------------------------------------------------
      
   if(timer_hall>=timer_hall_dt) then 
    timer_hall<=0; 
   else 
    timer_hall<=timer_hall+1; 
   end if; 
---- END OF THE CODE TO IMPLEMENT THE "DT" -> HALL SENSOR SAMPLE FREQUENCY TIMER ---- 
---------------------------------------------------------------------------------------
      
--------------------------- CODE TO IMPLEMENT THE CLOCK SAMPLE FREQUENCY ------------ 
----------------------------------------------------------------------------------------
      
   if(timer_hall_a>=timer_hall_rf) then 
    timer_hall_a<=0; 
   else 
    timer_hall_a<=timer_hall_a+1; 
   end if; 
-------------------- END OF CODE TO IMPLEMENT THE CLOCK SAMPLE FREQUENCY ------------ 
----------------------------------------------------------------------------------------
      
  end if; 
 end process; 
 
------------ CODE TO IMPLEMENT THE MOTOR PHASE SIGNAL ---------------------------------- 
--------------------------------------------------------------------------------------
 process(clk,rpm_ref,timer_pwm,hall_state_mi)is 
 begin 
  if (rising_edge(clk)) then 
    if (rpm_ref /= 0) then 
   if(timer_pwm=0) then      
    if(conv_integer(rpm_ref)>0) then 
      case hall_state_mi is 
        when 1 => counter_select<="0100"; hiz<="010"; -->I-II
        when 2 => counter_select<="0010"; hiz<="100"; -->II-III 
        when 3 => counter_select<="0010"; hiz<="001"; -->III-IV 
        when 4 => counter_select<="0001"; hiz<="010"; -->IV-V 
        when 5 => counter_select<="0001"; hiz<="100"; -->V-VI 
        when 6 => counter_select<="0100"; hiz<="001"; -->VI-I 
 
       when others => counter_select<="0100"; hiz<="010"; 
    end case; 
   else 
    case hall_state_mi is 
       when 1 => counter_select<="0100"; hiz<="001"; -->I-VI
       when 2 => counter_select<="0100"; hiz<="010"; -->II-I 
       when 3 => counter_select<="0010"; hiz<="100"; -->III-II 
       when 4 => counter_select<="0010"; hiz<="001"; -->IV-III 
       when 5 => counter_select<="0001"; hiz<="010"; -->V-IV 
       when 6 => counter_select<="0001"; hiz<="100"; -->VI-V 
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       when others => counter_select<="0001"; hiz<="100"; 
    end case; 
   end if;     
  end if;   
 end if; 
------------ END OF THE CODE TO IMPLEMENT THE MOTOR PHASE SIGNAL ----------------------- 
---------------------------------------------------------------------------------------
      
   LED <= (counter_select and counter_select_e); 
  end if; 
 end process; 
 
-------- CODE TO IMPLEMENT THE HALL SENSOR COUNTER & ESTIMATE THE MOTOR RPM  ----------- 
--------------------------------------------------------------------------------------
 process(hall) is 
 begin 
  case hall is 
   when "101" => hall_state_m<= 1;-->I-II   
     
   when "100" =>  hall_state_m<= 2;-->II-III 
   when "110" =>  hall_state_m<= 3;-->III-IV 
   when "010" =>  hall_state_m<= 4;-->IV-V 
   when "011" =>  hall_state_m<= 5;-->V-VI 
   when "001" =>  hall_state_m<= 6;-->VI-I 
   when others => hall_state_m<= hall_state_m; 
  end case;   
 end process; 
 
 process(clk,timer_hall_a,count_hall,count_hall_mb,count_hall_m) is 
 begin 
  if (rising_edge(clk)) then 
    
   hall_state_mb<=hall_state_m; 
    
   if (timer_hall_a=0) then 
    count_hall_mb<=count_hall_m; 
    rpm_estimate<=(conv_integer(count_hall_m))*dtk; 
    count_hall<="00000000000000000000000000000000"; 
   else 
    count_hall_m<=count_hall; 
    if (hall_state_m > hall_state_mb) then 
     if (hall_state_m = 6 and hall_state_mb =1 ) then  
      count_hall<=count_hall-1; 
     else 
      count_hall<=count_hall+1;  
  
     end if; 
    end if; 
    if (hall_state_m < hall_state_mb) then 
     if (hall_state_mb = 6 and hall_state_m =1 ) then  
      count_hall<=count_hall+1; 
     else 
      count_hall<=count_hall-1;  
  
     end if; 
    end if;  
   end if; 
  end if; 
 end process; 
  
---- END OF THE CODE TO IMPLEMENT THE HALL SENSOR COUNTER & ESTIMATE THE MOTOR RPM  ---- 
---------------------------------------------------------------------------------------- 
 
---------------------- CODE TO ESTIMATE THE PWM LENGTH PULSE --------------------------- 
----------------------------------------------------------------------------------------
      
 process(clk,rpm_estimate,timer_pwm,timer_hall_a) is  
 begin 
  if (rising_edge(clk)) then 
   if (timer_hall_a=0) then   
    if(abs(rpm_estimate)<abs(rpm_ref)) then 
     pwm_length_e<=(pwm_length_e+inc);--1; 
    end if; 
    if(abs(rpm_estimate)>abs(rpm_ref)) then 
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     pwm_length_e<=(pwm_length_e-inc);---1; 
    end if;     
    if(rpm_estimate=0) then     
     rpm_count<=rpm_count+1; 
    else 
     rpm_count<=0;    
    end if;     
   else 
    pwm_length_e<=pwm_length; 
   end if; 
  end if; 
 end process; 
--------------------- CODE TO CHECK IF THE MOTOR PHASE IS SYNCRONIZED ------------------ 
----------------------------------------------------------------------------------------
      
 process(clk,rpm_count) is 
 begin 
  if (rising_edge(clk)) then   
   if(rpm_count>5) then 
    if(conv_integer(rpm_ref)>0) then 
     inc_phase_a<=inc_phase; 
    else 
     inc_phase_a<=-inc_phase;   
  
    end if; 
   else 
    inc_phase_a<=0; 
   end if;   
  end if;   
 end process; 
 
 process(clk,inc_phase_a,hall_state_m) is 
 begin 
  if (rising_edge(clk)) then   
    hall_state_mi<=hall_state_m+inc_phase_a;  
   
  end if;  
 end process; 
------------ END OF THE CODE TO CHECK IF THE MOTOR PHASE IS SYNCRONIZED ---------------- 
--------------------------------------------------------------------------------------- 
 process(clk,pwm_length_e) is  
 begin 
  if (rising_edge(clk)) then 
   if(pwm_length_e>pwm_max) then 
    pwm_length<=pwm_max; 
   else 
    if(pwm_length_e<0) then 
     pwm_length<=0; 
    else 
     pwm_length<=pwm_length_e; 
    end if; 
   end if;   
  end if;  
 end process; 
  
---------------------- END OF THE CODE TO ESTIMATE THE PWM LENGTH PULSE ---------------- 
----------------------------------------------------------------------------------------
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  ------------------------------------------ 
  -- Example code to read/write user logic slave model s/w accessible registers 
  --  
  -- Note: 
  -- The example code presented here is to show you one way of reading/writing 
  -- software accessible registers implemented in the user logic slave model. 
  -- Each bit of the Bus2IP_WrCE/Bus2IP_RdCE signals is configured to correspond 
  -- to one software accessible register by the top level template. For example, 
  -- if you have four 32 bit software accessible registers in the user logic, you 
  -- are basically operating on the following memory mapped registers: 
  --  
  --    Bus2IP_WrCE or   Memory Mapped 
  --       Bus2IP_RdCE   Register 
  --            "1000"   C_BASEADDR + 0x0 
  --            "0100"   C_BASEADDR + 0x4 
  --            "0010"   C_BASEADDR + 0x8 
  --            "0001"   C_BASEADDR + 0xC 
  --  
  ------------------------------------------ 
  slv_reg_write_select <= Bus2IP_WrCE(0 to 9); 
  slv_reg_read_select  <= Bus2IP_RdCE(0 to 9); 
  slv_write_ack        <= Bus2IP_WrCE(0) or Bus2IP_WrCE(1) or Bus2IP_WrCE(2) or 
Bus2IP_WrCE(3) or Bus2IP_WrCE(4) or Bus2IP_WrCE(5) or Bus2IP_WrCE(6) or Bus2IP_WrCE(7) 
or Bus2IP_WrCE(8) or Bus2IP_WrCE(9); 
  slv_read_ack         <= Bus2IP_RdCE(0) or Bus2IP_RdCE(1) or Bus2IP_RdCE(2) or 
Bus2IP_RdCE(3) or Bus2IP_RdCE(4) or Bus2IP_RdCE(5) or Bus2IP_RdCE(6) or Bus2IP_RdCE(7) 
or Bus2IP_RdCE(8) or Bus2IP_RdCE(9); 
 
  -- implement slave model register(s) 
  SLAVE_REG_WRITE_PROC : process( Bus2IP_Clk ) is 
  begin 
 
    if Bus2IP_Clk'event and Bus2IP_Clk = '1' then 
      if Bus2IP_Reset = '1' then 
        slv_reg0 <= (others => '0'); 
        slv_reg1 <= (others => '0'); 
        slv_reg2 <= (others => '0'); 
        slv_reg3 <= (others => '0'); 
        slv_reg4 <= (others => '0'); 
        slv_reg5 <= (others => '0'); 
        slv_reg6 <= (others => '0'); 
        slv_reg7 <= (others => '0'); 
        slv_reg8 <= (others => '0'); 
        slv_reg9 <= (others => '0'); 
      else 
        case slv_reg_write_select is 
          when "1000000000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg0(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0100000000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg1(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0010000000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg2(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0001000000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg3(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000100000" => 
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            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg4(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000010000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg5(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000001000" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg6(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000000100" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg7(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000000010" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg8(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when "0000000001" => 
            for byte_index in 0 to (C_DWIDTH/8)-1 loop 
              if ( Bus2IP_BE(byte_index) = '1' ) then 
                slv_reg9(byte_index*8 to byte_index*8+7) <= Bus2IP_Data(byte_index*8 to 
byte_index*8+7); 
              end if; 
            end loop; 
          when others => null; 
        end case; 
      end if; 
    end if; 
 
  end process SLAVE_REG_WRITE_PROC; 
 
  -- implement slave model register read mux 
  SLAVE_REG_READ_PROC : process( 
slv_reg_read_select,pwm_length_e,dtk,hall_state_m,pwm_max,pwm_length,timer_hall_dt,rpm_r
ef,count_hall ) is --, slv_reg0, slv_reg1, slv_reg2, slv_reg3, slv_reg4, slv_reg5, 
slv_reg6, slv_reg7, slv_reg8, slv_reg9 ) is 
  begin 
 
    case slv_reg_read_select is 
      when "1000000000" => slv_ip2bus_data <= conv_std_logic_vector(pwm_length_e,32);
 --slv_reg0; 
      when "0100000000" => slv_ip2bus_data <= conv_std_logic_vector(inc_phase_a,32);
  --slv_reg1; 
      when "0010000000" => slv_ip2bus_data <= conv_std_logic_vector(hall_state_m,32);
 --slv_reg2; 
      when "0001000000" => slv_ip2bus_data <= count_hall_mb;   
      --slv_reg3; 
      when "0000100000" => slv_ip2bus_data <= conv_std_logic_vector(rpm_estimate,32);
 --slv_reg4; 
      when "0000010000" => slv_ip2bus_data <= conv_std_logic_vector(pwm_max,32); 
  --slv_reg5; 
      when "0000001000" => slv_ip2bus_data <= conv_std_logic_vector(pwm_length,32);
  --slv_reg6; 
      when "0000000100" => slv_ip2bus_data <= conv_std_logic_vector(rpm_count,32);  
 --slv_reg7; 
      when "0000000010" => slv_ip2bus_data <= conv_std_logic_vector(hall_state_mb,32);
 --slv_reg8; 
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      when "0000000001" => slv_ip2bus_data <= count_hall;     
      --slv_reg9; 
      when others => slv_ip2bus_data <= (others => '0'); 
    end case; 
 
  end process SLAVE_REG_READ_PROC; 
 
  ------------------------------------------ 
  -- Example code to drive IP to Bus signals 
  ------------------------------------------ 
  IP2Bus_Data        <= slv_ip2bus_data; 
 
  IP2Bus_Ack         <= slv_write_ack or slv_read_ack; 
  IP2Bus_Error       <= '0'; 
  IP2Bus_Retry       <= '0'; 
  IP2Bus_ToutSup     <= '0'; 
 
end IMP; 
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Driver.vhd 
 
------------------------------------------------------------------------------ 
-- driver.vhd - entity/architecture pair 
------------------------------------------------------------------------------ 
-- IMPORTANT: 
-- DO NOT MODIFY THIS FILE EXCEPT IN THE DESIGNATED SECTIONS. 
-- 
-- SEARCH FOR --USER TO DETERMINE WHERE CHANGES ARE ALLOWED. 
-- 
-- TYPICALLY, THE ONLY ACCEPTABLE CHANGES INVOLVE ADDING NEW 
-- PORTS AND GENERICS THAT GET PASSED THROUGH TO THE INSTANTIATION 
-- OF THE USER_LOGIC ENTITY. 
------------------------------------------------------------------------------ 
-- 
-- *************************************************************************** 
-- ** Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.            ** 
-- **                                                                       ** 
-- ** Xilinx, Inc.                                                          ** 
-- ** XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"         ** 
-- ** AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND       ** 
-- ** SOLUTIONS FOR XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE,        ** 
-- ** OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,        ** 
-- ** APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION           ** 
-- ** THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,     ** 
-- ** AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE      ** 
-- ** FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY              ** 
-- ** WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE               ** 
-- ** IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR        ** 
-- ** REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF       ** 
-- ** INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS       ** 
-- ** FOR A PARTICULAR PURPOSE.                                             ** 
-- **                                                                       ** 
-- *************************************************************************** 
-- 
------------------------------------------------------------------------------ 
-- Filename:          driver.vhd 
-- Version:           2.00.a 
-- Description:       Top level design, instantiates IPIF and user logic. 
-- Date:              Fri May 22 20:35:12 2009 (by Create and Import Peripheral Wizard) 
-- VHDL Standard:     VHDL'93 
------------------------------------------------------------------------------ 
-- Naming Conventions: 
--   active low signals:                    "*_n" 
--   clock signals:                         "clk", "clk_div#", "clk_#x" 
--   reset signals:                         "rst", "rst_n" 
--   generics:                              "C_*" 
--   user defined types:                    "*_TYPE" 
--   state machine next state:              "*_ns" 
--   state machine current state:           "*_cs" 
--   combinatorial signals:                 "*_com" 
--   pipelined or register delay signals:   "*_d#" 
--   counter signals:                       "*cnt*" 
--   clock enable signals:                  "*_ce" 
--   internal version of output port:       "*_i" 
--   device pins:                           "*_pin" 
--   ports:                                 "- Names begin with Uppercase" 
--   processes:                             "*_PROCESS" 
--   component instantiations:              "<ENTITY_>I_<#|FUNC>" 
------------------------------------------------------------------------------ 
 
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all; 
use ieee.std_logic_unsigned.all; 
 
library proc_common_v2_00_a; 
use proc_common_v2_00_a.proc_common_pkg.all; 
use proc_common_v2_00_a.ipif_pkg.all; 
library opb_ipif_v3_01_c; 
use opb_ipif_v3_01_c.all; 
Driving Actuators in a Suzaku board featuring FPGA + PowerPC             Pag. 89 from 104 
 
 
   MIEEC 2008/2009 
 
library driver_v2_00_a; 
use driver_v2_00_a.all; 
 
------------------------------------------------------------------------------ 
-- Entity section 
------------------------------------------------------------------------------ 
-- Definition of Generics: 
--   C_BASEADDR                   -- User logic base address 
--   C_HIGHADDR                   -- User logic high address 
--   C_OPB_AWIDTH                 -- OPB address bus width 
--   C_OPB_DWIDTH                 -- OPB data bus width 
--   C_FAMILY                     -- Target FPGA architecture 
-- 
-- Definition of Ports: 
--   OPB_Clk                      -- OPB Clock 
--   OPB_Rst                      -- OPB Reset 
--   Sl_DBus                      -- Slave data bus 
--   Sl_errAck                    -- Slave error acknowledge 
--   Sl_retry                     -- Slave retry 
--   Sl_toutSup                   -- Slave timeout suppress 
--   Sl_xferAck                   -- Slave transfer acknowledge 
--   OPB_ABus                     -- OPB address bus 
--   OPB_BE                       -- OPB byte enable 
--   OPB_DBus                     -- OPB data bus 
--   OPB_RNW                      -- OPB read/not write 
--   OPB_select                   -- OPB select 
--   OPB_seqAddr                  -- OPB sequential address 
------------------------------------------------------------------------------ 
 
entity driver is 
  generic 
  ( 
    -- ADD USER GENERICS BELOW THIS LINE --------------- 
    --USER generics added here 
    -- ADD USER GENERICS ABOVE THIS LINE --------------- 
 
    -- DO NOT EDIT BELOW THIS LINE --------------------- 
    -- Bus protocol parameters, do not add to or delete 
    C_BASEADDR                     : std_logic_vector     := X"00000000"; 
    C_HIGHADDR                     : std_logic_vector     := X"0000FFFF"; 
    C_OPB_AWIDTH                   : integer              := 32; 
    C_OPB_DWIDTH                   : integer              := 32; 
    C_FAMILY                       : string               := "virtex2p" 
    -- DO NOT EDIT ABOVE THIS LINE --------------------- 
  ); 
  port 
  ( 
    -- ADD USER PORTS BELOW THIS LINE ------------------ 
  clk : in std_logic; 
  LED : out std_logic_vector (3 downto 0); 
  hall : in std_logic_vector(0 to 2); 
  vboot : out std_logic; 
  hiz : out std_logic_vector (2 downto 0); 
    -- ADD USER PORTS ABOVE THIS LINE ------------------ 
    -- DO NOT EDIT BELOW THIS LINE --------------------- 
    -- Bus protocol ports, do not add to or delete 
    OPB_Clk                        : in  std_logic; 
    OPB_Rst                        : in  std_logic; 
    Sl_DBus                        : out std_logic_vector(0 to C_OPB_DWIDTH-1); 
    Sl_errAck                      : out std_logic; 
    Sl_retry                       : out std_logic; 
    Sl_toutSup                     : out std_logic; 
    Sl_xferAck                     : out std_logic; 
    OPB_ABus                       : in  std_logic_vector(0 to C_OPB_AWIDTH-1); 
    OPB_BE                         : in  std_logic_vector(0 to C_OPB_DWIDTH/8-1); 
    OPB_DBus                       : in  std_logic_vector(0 to C_OPB_DWIDTH-1); 
    OPB_RNW                        : in  std_logic; 
    OPB_select                     : in  std_logic; 
    OPB_seqAddr                    : in  std_logic 
    -- DO NOT EDIT ABOVE THIS LINE --------------------- 
  ); 
 
  attribute SIGIS : string; 
  attribute SIGIS of OPB_Clk       : signal is "Clk"; 
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  attribute SIGIS of OPB_Rst       : signal is "Rst"; 
 
end entity driver; 
 
------------------------------------------------------------------------------ 
-- Architecture section 
------------------------------------------------------------------------------ 
 
architecture IMP of driver is 
 
  ------------------------------------------ 
  -- Constant: array of address range identifiers 
  ------------------------------------------ 
  constant ARD_ID_ARRAY                   : INTEGER_ARRAY_TYPE   :=  
    ( 
      0  => USER_00                           -- user logic S/W register address space 
    ); 
 
  ------------------------------------------ 
  -- Constant: array of address pairs for each address range 
  ------------------------------------------ 
  constant ZERO_ADDR_PAD                  : std_logic_vector(0 to 64-C_OPB_AWIDTH-1) := 
(others => '0'); 
 
  constant USER_BASEADDR  : std_logic_vector  := C_BASEADDR; 
  constant USER_HIGHADDR  : std_logic_vector  := C_HIGHADDR; 
 
  constant ARD_ADDR_RANGE_ARRAY           : SLV64_ARRAY_TYPE     :=  
    ( 
      ZERO_ADDR_PAD & USER_BASEADDR,              -- user logic base address 
      ZERO_ADDR_PAD & USER_HIGHADDR               -- user logic high address 
    ); 
 
  ------------------------------------------ 
  -- Constant: array of data widths for each target address range 
  ------------------------------------------ 
  constant USER_DWIDTH                    : integer              := 32; 
 
  constant ARD_DWIDTH_ARRAY               : INTEGER_ARRAY_TYPE   :=  
    ( 
      0  => USER_DWIDTH                       -- user logic data width 
    ); 
 
  ------------------------------------------ 
  -- Constant: array of desired number of chip enables for each address range 
  ------------------------------------------ 
  constant USER_NUM_CE                    : integer              := 10; 
 
  constant ARD_NUM_CE_ARRAY               : INTEGER_ARRAY_TYPE   :=  
    ( 
      0  => pad_power2(USER_NUM_CE)           -- user logic number of CEs 
    ); 
 
  ------------------------------------------ 
  -- Constant: array of unique properties for each address range 
  ------------------------------------------ 
  constant ARD_DEPENDENT_PROPS_ARRAY      : DEPENDENT_PROPS_ARRAY_TYPE :=  
    ( 
      0  => (others => 0)                     -- user logic slave space dependent 
properties (none defined) 
    ); 
 
  ------------------------------------------ 
  -- Constant: pipeline mode 
  -- 1 = include OPB-In pipeline registers 
  -- 2 = include IP pipeline registers 
  -- 3 = include OPB-In and IP pipeline registers 
  -- 4 = include OPB-Out pipeline registers 
  -- 5 = include OPB-In and OPB-Out pipeline registers 
  -- 6 = include IP and OPB-Out pipeline registers 
  -- 7 = include OPB-In, IP, and OPB-Out pipeline registers 
  -- Note: 
  -- only mode 4, 5, 7 are supported for this release 
  ------------------------------------------ 
  constant PIPELINE_MODEL                 : integer              := 5; 
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  ------------------------------------------ 
  -- Constant: user core ID code 
  ------------------------------------------ 
  constant DEV_BLK_ID                     : integer              := 0; 
 
  ------------------------------------------ 
  -- Constant: enable MIR/Reset register 
  ------------------------------------------ 
  constant DEV_MIR_ENABLE                 : integer              := 0; 
 
  ------------------------------------------ 
  -- Constant: array of IP interrupt mode 
  -- 1 = Active-high interrupt condition 
  -- 2 = Active-low interrupt condition 
  -- 3 = Active-high pulse interrupt event 
  -- 4 = Active-low pulse interrupt event 
  -- 5 = Positive-edge interrupt event 
  -- 6 = Negative-edge interrupt event 
  ------------------------------------------ 
  constant IP_INTR_MODE_ARRAY             : INTEGER_ARRAY_TYPE   :=  
    ( 
      0  => 1  
    ); 
 
  ------------------------------------------ 
  -- Constant: enable device burst 
  ------------------------------------------ 
  constant DEV_BURST_ENABLE               : integer              := 0; 
 
  ------------------------------------------ 
  -- Constant: include address counter for burst transfers 
  ------------------------------------------ 
  constant INCLUDE_ADDR_CNTR              : integer              := 0; 
 
  ------------------------------------------ 
  -- Constant: include write buffer that decouples OPB and IPIC write transactions 
  ------------------------------------------ 
  constant INCLUDE_WR_BUF                 : integer              := 0; 
 
  ------------------------------------------ 
  -- Constant: index for CS/CE 
  ------------------------------------------ 
  constant USER00_CS_INDEX                : integer              := 
get_id_index(ARD_ID_ARRAY, USER_00); 
 
  constant USER00_CE_INDEX                : integer              := 
calc_start_ce_index(ARD_NUM_CE_ARRAY, USER00_CS_INDEX); 
 
  ------------------------------------------ 
  -- IP Interconnect (IPIC) signal declarations -- do not delete 
  -- prefix 'i' stands for IPIF while prefix 'u' stands for user logic 
  -- typically user logic will be hooked up to IPIF directly via i<sig> 
  -- unless signal slicing and muxing are needed via u<sig> 
  ------------------------------------------ 
  signal iBus2IP_RdCE                   : std_logic_vector(0 to 
calc_num_ce(ARD_NUM_CE_ARRAY)-1); 
  signal iBus2IP_WrCE                   : std_logic_vector(0 to 
calc_num_ce(ARD_NUM_CE_ARRAY)-1); 
  signal iBus2IP_Data                   : std_logic_vector(0 to C_OPB_DWIDTH-1); 
  signal iBus2IP_BE                     : std_logic_vector(0 to C_OPB_DWIDTH/8-1); 
  signal iIP2Bus_Data                   : std_logic_vector(0 to C_OPB_DWIDTH-1)   := 
(others => '0'); 
  signal iIP2Bus_Ack                    : std_logic   := '0'; 
  signal iIP2Bus_Error                  : std_logic   := '0'; 
  signal iIP2Bus_Retry                  : std_logic   := '0'; 
  signal iIP2Bus_ToutSup                : std_logic   := '0'; 
  signal ENABLE_POSTED_WRITE            : std_logic_vector(0 to ARD_ID_ARRAY'length-1)   
:= (others => '0'); -- enable posted write behavior 
  signal ZERO_IP2RFIFO_Data             : std_logic_vector(0 to 
ARD_DWIDTH_ARRAY(get_id_index_iboe(ARD_ID_ARRAY, IPIF_RDFIFO_DATA))-1)   := (others => 
'0'); -- work around for XST not taking (others => '0') in port mapping 
  signal ZERO_WFIFO2IP_Data             : std_logic_vector(0 to 
ARD_DWIDTH_ARRAY(get_id_index_iboe(ARD_ID_ARRAY, IPIF_WRFIFO_DATA))-1)   := (others => 
'0'); -- work around for XST not taking (others => '0') in port mapping 
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  signal ZERO_IP2Bus_IntrEvent          : std_logic_vector(0 to 
IP_INTR_MODE_ARRAY'length-1)   := (others => '0'); -- work around for XST not taking 
(others => '0') in port mapping 
  signal iBus2IP_Clk                    : std_logic; 
  signal iBus2IP_Reset                  : std_logic; 
  signal uBus2IP_Data                   : std_logic_vector(0 to USER_DWIDTH-1); 
  signal uBus2IP_BE                     : std_logic_vector(0 to USER_DWIDTH/8-1); 
  signal uBus2IP_RdCE                   : std_logic_vector(0 to USER_NUM_CE-1); 
  signal uBus2IP_WrCE                   : std_logic_vector(0 to USER_NUM_CE-1); 
  signal uIP2Bus_Data                   : std_logic_vector(0 to USER_DWIDTH-1); 
 
begin 
 
  ------------------------------------------ 
  -- instantiate the OPB IPIF 
  ------------------------------------------ 
  OPB_IPIF_I : entity opb_ipif_v3_01_c.opb_ipif 
    generic map 
    ( 
      C_ARD_ID_ARRAY                 => ARD_ID_ARRAY, 
      C_ARD_ADDR_RANGE_ARRAY         => ARD_ADDR_RANGE_ARRAY, 
      C_ARD_DWIDTH_ARRAY             => ARD_DWIDTH_ARRAY, 
      C_ARD_NUM_CE_ARRAY             => ARD_NUM_CE_ARRAY, 
      C_ARD_DEPENDENT_PROPS_ARRAY    => ARD_DEPENDENT_PROPS_ARRAY, 
      C_PIPELINE_MODEL               => PIPELINE_MODEL, 
      C_DEV_BLK_ID                   => DEV_BLK_ID, 
      C_DEV_MIR_ENABLE               => DEV_MIR_ENABLE, 
      C_OPB_AWIDTH                   => C_OPB_AWIDTH, 
      C_OPB_DWIDTH                   => C_OPB_DWIDTH, 
      C_FAMILY                       => C_FAMILY, 
      C_IP_INTR_MODE_ARRAY           => IP_INTR_MODE_ARRAY, 
      C_DEV_BURST_ENABLE             => DEV_BURST_ENABLE, 
      C_INCLUDE_ADDR_CNTR            => INCLUDE_ADDR_CNTR, 
      C_INCLUDE_WR_BUF               => INCLUDE_WR_BUF 
    ) 
    port map 
    ( 
      OPB_select                     => OPB_select, 
      OPB_DBus                       => OPB_DBus, 
      OPB_ABus                       => OPB_ABus, 
      OPB_BE                         => OPB_BE, 
      OPB_RNW                        => OPB_RNW, 
      OPB_seqAddr                    => OPB_seqAddr, 
      Sln_DBus                       => Sl_DBus, 
      Sln_xferAck                    => Sl_xferAck, 
      Sln_errAck                     => Sl_errAck, 
      Sln_retry                      => Sl_retry, 
      Sln_toutSup                    => Sl_toutSup, 
      Bus2IP_CS                      => open, 
      Bus2IP_CE                      => open, 
      Bus2IP_RdCE                    => iBus2IP_RdCE, 
      Bus2IP_WrCE                    => iBus2IP_WrCE, 
      Bus2IP_Data                    => iBus2IP_Data, 
      Bus2IP_Addr                    => open, 
      Bus2IP_AddrValid               => open, 
      Bus2IP_BE                      => iBus2IP_BE, 
      Bus2IP_RNW                     => open, 
      Bus2IP_Burst                   => open, 
      IP2Bus_Data                    => iIP2Bus_Data, 
      IP2Bus_Ack                     => iIP2Bus_Ack, 
      IP2Bus_AddrAck                 => '0', 
      IP2Bus_Error                   => iIP2Bus_Error, 
      IP2Bus_Retry                   => iIP2Bus_Retry, 
      IP2Bus_ToutSup                 => iIP2Bus_ToutSup, 
      IP2Bus_PostedWrInh             => ENABLE_POSTED_WRITE, 
      IP2RFIFO_Data                  => ZERO_IP2RFIFO_Data, 
      IP2RFIFO_WrMark                => '0', 
      IP2RFIFO_WrRelease             => '0', 
      IP2RFIFO_WrReq                 => '0', 
      IP2RFIFO_WrRestore             => '0', 
      RFIFO2IP_AlmostFull            => open, 
      RFIFO2IP_Full                  => open, 
      RFIFO2IP_Vacancy               => open, 
      RFIFO2IP_WrAck                 => open, 
      IP2WFIFO_RdMark                => '0', 
Driving Actuators in a Suzaku board featuring FPGA + PowerPC             Pag. 93 from 104 
 
 
   MIEEC 2008/2009 
      IP2WFIFO_RdRelease             => '0', 
      IP2WFIFO_RdReq                 => '0', 
      IP2WFIFO_RdRestore             => '0', 
      WFIFO2IP_AlmostEmpty           => open, 
      WFIFO2IP_Data                  => ZERO_WFIFO2IP_Data, 
      WFIFO2IP_Empty                 => open, 
      WFIFO2IP_Occupancy             => open, 
      WFIFO2IP_RdAck                 => open, 
      IP2Bus_IntrEvent               => ZERO_IP2Bus_IntrEvent, 
      IP2INTC_Irpt                   => open, 
      Freeze                         => '0', 
      Bus2IP_Freeze                  => open, 
      OPB_Clk                        => OPB_Clk, 
      Bus2IP_Clk                     => iBus2IP_Clk, 
      IP2Bus_Clk                     => '0', 
      Reset                          => OPB_Rst, 
      Bus2IP_Reset                   => iBus2IP_Reset 
    ); 
 
  ------------------------------------------ 
  -- instantiate the User Logic 
  ------------------------------------------ 
  USER_LOGIC_I : entity driver_v2_00_a.user_logic 
    generic map 
    ( 
      -- MAP USER GENERICS BELOW THIS LINE --------------- 
      --USER generics mapped here 
      -- MAP USER GENERICS ABOVE THIS LINE --------------- 
 
      C_DWIDTH                       => USER_DWIDTH, 
      C_NUM_CE                       => USER_NUM_CE 
    ) 
    port map 
    ( 
      -- MAP USER PORTS BELOW THIS LINE ------------------ 
  LED => LED, 
  clk   => clk, 
  hall => hall, 
  vboot => vboot, 
  hiz => hiz, 
      -- MAP USER PORTS ABOVE THIS LINE ------------------ 
      Bus2IP_Clk                     => iBus2IP_Clk, 
      Bus2IP_Reset                   => iBus2IP_Reset, 
      Bus2IP_Data                    => uBus2IP_Data, 
      Bus2IP_BE                      => uBus2IP_BE, 
      Bus2IP_RdCE                    => uBus2IP_RdCE, 
      Bus2IP_WrCE                    => uBus2IP_WrCE, 
      IP2Bus_Data                    => uIP2Bus_Data, 
      IP2Bus_Ack                     => iIP2Bus_Ack, 
      IP2Bus_Retry                   => iIP2Bus_Retry, 
      IP2Bus_Error                   => iIP2Bus_Error, 
      IP2Bus_ToutSup                 => iIP2Bus_ToutSup 
    ); 
  ------------------------------------------ 
  -- hooking up signal slicing 
  ------------------------------------------ 
  uBus2IP_BE <= iBus2IP_BE(0 to USER_DWIDTH/8-1); 
  uBus2IP_Data <= iBus2IP_Data(0 to USER_DWIDTH-1); 
  uBus2IP_RdCE <= iBus2IP_RdCE(USER00_CE_INDEX to USER00_CE_INDEX+USER_NUM_CE-1); 
  uBus2IP_WrCE <= iBus2IP_WrCE(USER00_CE_INDEX to USER00_CE_INDEX+USER_NUM_CE-1); 
  iIP2Bus_Data(0 to USER_DWIDTH-1) <= uIP2Bus_Data; 
 
end IMP; 
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UCF FILE 
NET "SYS_CLK_IN"     LOC = "C8"  | IOSTANDARD = LVCMOS33 ;  
NET "SYS_RST_IN"     LOC = "A8"  | IOSTANDARD = LVCMOS33 ;  
NET SYS_CLK_IN TNM_NET = SYS_CLK_IN; 
TIMESPEC TS_clk_in = PERIOD SYS_CLK_IN 270000 ps; 
NET SYS_RST_IN TIG; 
 
NET "SYS_CLK_OUT"    LOC = "C7"  | IOSTANDARD = LVCMOS33 ;  
NET "BOOTMODE"       LOC = "B8"  | IOSTANDARD = LVCMOS33 ;  
NET "BUS_REL"        LOC = "C14" | IOSTANDARD = LVCMOS33 ;  
NET "BUS_REQ"        LOC = "C15" | IOSTANDARD = LVCMOS33 ;  
NET "CNSL_CTSn"      LOC = "D10" | IOSTANDARD = LVCMOS33 ;  
NET "CNSL_RTSn"      LOC = "D9"  | IOSTANDARD = LVCMOS33 ;  
NET "CNSL_RX"        LOC = "C10" | IOSTANDARD = LVCMOS33 ;  
NET "CNSL_TX"        LOC = "C9"  | IOSTANDARD = LVCMOS33 ;  
NET "FLASH_CEn"      LOC = "C5"  | IOSTANDARD = LVCMOS33 ;  
NET "FLASH_OEn"      LOC = "D5"  | IOSTANDARD = LVCMOS33 ;  
NET "FLASH_WEn"      LOC = "A3"  | IOSTANDARD = LVCMOS33 ;  
NET "FPGA_RESET_EN"  LOC = "B9"  | IOSTANDARD = LVCMOS33 ;  
NET "LA10_RAM"       LOC = "M4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<0>"          LOC = "J2"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<10>"         LOC = "L3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<11>"         LOC = "L4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<12>"         LOC = "L5"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<13>"         LOC = "M1"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<14>"         LOC = "N1"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<15>"         LOC = "M2"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<16>"         LOC = "M3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<17>"         LOC = "E3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<18>"         LOC = "E2"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<19>"         LOC = "E4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<1>"          LOC = "J3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<20>"         LOC = "F5"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<21>"         LOC = "F4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<22>"         LOC = "F3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<2>"          LOC = "J4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<3>"          LOC = "K5"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<4>"          LOC = "K1"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<5>"          LOC = "K2"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<6>"          LOC = "K3"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<7>"          LOC = "K4"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<8>"          LOC = "L1"  | IOSTANDARD = LVCMOS33 ;  
NET "LA<9>"          LOC = "L2"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<0>"          LOC = "H3"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<10>"         LOC = "G4"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<11>"         LOC = "G3"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<12>"         LOC = "G2"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<13>"         LOC = "G1"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<14>"         LOC = "G5"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<15>"         LOC = "H4"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<1>"          LOC = "H2"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<2>"          LOC = "H1"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<3>"          LOC = "J1"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<4>"          LOC = "D7"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<5>"          LOC = "E7"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<6>"          LOC = "E6"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<7>"          LOC = "D6"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<8>"          LOC = "F2"  | IOSTANDARD = LVCMOS33 ;  
NET "LD<9>"          LOC = "F1"  | IOSTANDARD = LVCMOS33 ;  
NET "LEDn"           LOC = "A9"  | IOSTANDARD = LVCMOS33 ;  
NET "MAC_BEn<0>"     LOC = "C4"  | IOSTANDARD = LVCMOS33 ;  
NET "MAC_BEn<1>"     LOC = "A2"  | IOSTANDARD = LVCMOS33 ;  
NET "MAC_INTR"       LOC = "C2"  | IOSTANDARD = LVCMOS33 ;  
NET "MAC_RDn"        LOC = "B3"  | IOSTANDARD = LVCMOS33 ;  
NET "MAC_WRn"        LOC = "C3"  | IOSTANDARD = LVCMOS33 ;  
NET "RAM_BS<0>"      LOC = "E11" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_BS<1>"      LOC = "E10" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_CASn"       LOC = "A15" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_CKE"        LOC = "D12" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_CSn"        LOC = "B14" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_DQM<0>"     LOC = "D11" | IOSTANDARD = LVCMOS33 ;  
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NET "RAM_DQM<1>"     LOC = "C12" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_RASn"       LOC = "C13" | IOSTANDARD = LVCMOS33 ;  
NET "RAM_WEn"        LOC = "A14" | IOSTANDARD = LVCMOS33 ;  
 
NET "LED_NET_pin<0>"     LOC = "M13"  | IOSTANDARD = LVCMOS33 ;  
NET "LED_NET_pin<1>"     LOC = "M16"  | IOSTANDARD = LVCMOS33 ;  
NET "LED_NET_pin<2>"     LOC = "N16"  | IOSTANDARD = LVCMOS33 ;  
 
NET "BOOT_NET_pin"     LOC = "P13"  | IOSTANDARD = LVCMOS33 ;  
 
NET "HIZ_NET_pin<0>"     LOC = "T15"  | IOSTANDARD = LVCMOS33 ;  
NET "HIZ_NET_pin<1>"     LOC = "T14"  | IOSTANDARD = LVCMOS33 ;  
NET "HIZ_NET_pin<2>"     LOC = "N12"  | IOSTANDARD = LVCMOS33 ;  
 
NET "hall_NET_pin<0>"     LOC = "M15"  | IOSTANDARD = LVCMOS33 ;  
NET "hall_NET_pin<1>"     LOC = "M14"  | IOSTANDARD = LVCMOS33 ;  
NET "hall_NET_pin<2>"     LOC = "P15"  | IOSTANDARD = LVCMOS33 ;  
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PowerPc Control Application - control.c 
#include <stdio.h> 
#include <stdlib.h> 
#include <fcntl.h> 
#include <math.h> 
#include <string.h> 
#include "reg_access.h" 
 
#define FPGADEVICE "/dev/fpga"//Memory mapped FPGA 
 
int handlemem;     
unsigned char readbuf[16]; 
unsigned char writebuf[16] = {0x00}; 
int vel_ref,dtime_g,dtk; 
 
ssize_t read(int fildes, void *buf, size_t nbyte, loff_t *f_pos) 
{ 
 return 0; 
} 
 
int main(int argc, char * argv[]) 
{ 
        handlemem = open(FPGADEVICE,O_RDWR); 
  if(handlemem == -1) { 
   printf("FPGA Memory access could not be opened\n"); 
   return -1; 
  } 
  else { 
   printf("FPGA Memory access opened OK\n"); 
  } 
  
 vel_ref=atoi(argv[1]); 
 dtk=50; 
  writeReg(); 
 
 while(1) 
 { 
  chose();  
 } 
 
        return 0; 
} 
 
void writeReg()  
{ 
 long int ref,inc,vel_amostrage,dtime,pwm,pwm_max,inc_phase; 
 unsigned char buf[3]; 
 
 ref=vel_ref; 
 pwm=vel_ref/10; 
 pwm_max=268; 
 vel_amostrage=92592; 
 
 inc=1; 
 inc_phase=4; 
 dtime=0; 
 
 //only writing 4 bytes 
 pwrite(handlemem, &vel_amostrage, 4, 0); 
 pwrite(handlemem, &dtk, 4, 1*4); 
 pwrite(handlemem, &dtime, 4, 2*4); 
 pwrite(handlemem, &inc_phase, 4, 3*4); 
 pwrite(handlemem, &pwm, 4, 4*4); 
 pwrite(handlemem, &pwm_max, 4, 5*4); 
 pwrite(handlemem, &ref, 4, 8*4); 
 pwrite(handlemem, &inc, 4, 9*4); 
 } 
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void chose() 
{ 
 unsigned char buf[4],bufa[4]; 
 int option,vel,pwm,a,b; 
 
 scanf("%d", &option); 
 
 if (option==1)   
 { 
  scanf("%d", &vel);   
  pwrite(handlemem, &vel, 4, 8*4); 
 } 
 if (option==2)  
 {  
  pread(handlemem, &buf, 4, 4*4); 
  pread(handlemem, &bufa, 4, 6*4); 
  a=*((int *) buf); 
  b=*((int *) bufa); 
  printf("BG%da%dbED\0",a,b); 
 } 
 
} 
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Driver.c 
#include <linux/init.h> 
#include <linux/module.h> 
#include <linux/kernel.h> 
#include <linux/fs.h> 
#include <linux/mm.h> 
#include <linux/slab.h> 
#include <asm/io.h> 
#include <asm/uaccess.h> 
 
int fpga_major = 250; 
#define FPGA_BASE 0xF0FFD200 
#define FPGA_MAX 0xF0FFD3FF 
static void *io_base; 
 
MODULE_LICENSE("GPL"); 
 
ssize_t fpga_read(struct file *filp, char *buf, size_t count, loff_t *f_pos) 
{ 
        int retval; 
        void *add; 
        unsigned char *kbuf, *ptr; 
 
        kbuf = kmalloc(count, GFP_KERNEL); 
        if (!kbuf) return -ENOMEM; 
        ptr = kbuf; 
        retval = count; 
 
 int i; 
 for(i = *f_pos; i < count + *f_pos; i++) 
 { 
  add = io_base + i; 
  ptr[i - *f_pos] = readb(add);   
 } 
 
 copy_to_user(buf, kbuf, retval); 
 
 
        kfree(kbuf); 
        *f_pos += retval;  
 
        return retval; 
} 
 
ssize_t fpga_write(struct file *filp, unsigned char *buf, size_t count, loff_t *f_pos) 
{ 
 unsigned char *kbuf, *ptr; 
     kbuf = kmalloc(count, GFP_KERNEL); 
 
 int ret = copy_from_user(kbuf, buf, count); 
 
 void* location = ioremap(FPGA_BASE, (long)count); 
 int i; 
  
 for(i = *f_pos; i < count + *f_pos; i++) 
 { 
  writeb(kbuf[i - *f_pos], location + i); 
 } 
   
 iounmap(location); 
 return 0; 
} 
 
struct file_operations fpga_fops = { 
    read:     fpga_read, 
    write:    fpga_write, 
    poll:     NULL, 
    open:     NULL, 
    release:  NULL, 
}; 
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static int fpga_init(void) 
{ 
 int result = register_chrdev(250, "fpga", &fpga_fops); 
 
     io_base = ioremap(FPGA_BASE, FPGA_MAX - FPGA_BASE); 
 printk("Major number captured: %d\n",result); 
 return 0; 
} 
 
static void fpga_exit(void) 
{ 
 printk("Closing register driver.\n"); 
} 
 
module_init(fpga_init); 
module_exit(fpga_exit); 
 
  
MakeFile  
 
EXTRA_CFLAGS  += -I$(TOPDIR)/arch/ppc/platforms/xilinx_ocp 
 
list-multi  := driver.o 
 
# The Linux adapter for the Xilinx driver code. 
driver-objs  += driver.o 
 
# The Xilinx OS independent code. 
driver-objs  += driver.c 
 
obj-$(CONFIG_REG_DRIVER) := driver.o 
 
driver.o: $(driver-objs) 
 $(LD) -r -o $@ $driver-objs) 
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APENDIX C (Electronic Power Circuit) 
 
Circuit Schematic 
PCB circuit Layout 
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PCB circuit Layout 
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